Method of forming through-wafer interconnects for vertical...

Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Subsequent separation into plural bodies

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257SE21568, C257SE21570

Reexamination Certificate

active

10925683

ABSTRACT:
A wafer is provided having through-holes therein to form a through-hole via wafer. A substrate of a sacrificial wafer is provided. The substrate is coated with a polymer having low adhesion to metals. A conductive layer is deposited on the polymer. A photoresist layer is coated on the conductive layer. The through-hole via wafer is bonded to the sacrificial wafer wherein the photoresist layer provides the bonding. The photoresist exposed in the through-holes is developed away to expose the conductive layer. The through-holes are filled with a conductive material by electroplating the conductive layer. The photoresist is stripped in an ultrasonic bath wherein the photoresist separates from the through-hole wafer and wherein the filled through-holes separate from the polymer at an interface between the polymer and the conductive layer to complete separation of the through-hole via wafer from the sacrificial wafer.

REFERENCES:
“Through-wafer copper electroplating for three-dimensional Ic's,” N.T. Nguyen et al., Institute of Physics Publishing,Jrnl. of Micromech. and Microeng., C. 2002, pp. 395-399.
“A Novel Electrically Conductive Wafer Through Hole Filled Vias Interconnect For 30 MEMS Packaging”, by C.S. Premachandran et al., 2003 Elec. Comp. and Tech. Conf., c. 2003, IEEE, pp. 627-630.
“Wafer-level membrane transfer bonding of polycrystalline silicon balometers for use in infrared focal plane arrays,” by F. Niklaus et al.,Jrnl. of Micromech. and Microeng., 2001, pp. 509-513.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming through-wafer interconnects for vertical... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming through-wafer interconnects for vertical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming through-wafer interconnects for vertical... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3848460

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.