Method of forming T-gate structure on microelectronic device sub

Details Method of forming T-gate structure on microelectronic device sub Method of forming T-gate structure on microelectronic device sub

1991-05-28

1992-10-13

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437 41, 437 44, 437184, 437203, H01L 21265

Patent

active

051550539

ABSTRACT:
A T-gate structure (28a) is fabricated on a microelectronic device substrate (10) using a trilevel resist system in combination with a two-step reactive ion etching (RIE) technique utilizing an oxygen plasma. The trilevel resist consists of a planarizing resist layer (12), masking layer (14) and imaging resist layer (16), which are formed on the surface (10a) of the substrate (10). A focused ion beam (18) is then used to expose the uppermost imaging layer (16) with an image having a width equal to the desired gate length of the T-gate structure (28a). The imaged area is developed and etched to form an opening (14a,16a) of the same width through the imaging layer (16) and also through the masking layer (14). In the first oxygen RIE step, the planarizing resist layer (12) is etched isotropically through the opening (14a,16a), partially down to the substrate surface (10a) to form a cavity (12a) having a width which is larger than the width of the opening (14a,16a). The second oxygen RIE step is used to etch the planarizing resist layer (12) through the opening (14a,16a) completely down to the substrate surface (10a) to form a notch (12a) underneath the cavity (12a) having a width substantially equal to the width of the opening (14a,16a) and thereby the gate length of the T-gate structure (28a). The imaging layer (16) and masking layer (14) are removed, and metal (28) is evaporated onto the substrate (10) to fill the cavity (12a) and notch (12b) and thereby form the T-gate structure (28a). The first resist layer (12) and overlying metal (28) are lifted off, leaving the T-gate structure (28a) on the surface (10a) of the substrate (10).

REFERENCES:
patent: 4334349 (1982-06-01), Aoyama et al.
patent: 4700462 (1987-10-01), Beaubien et al.
patent: 4771017 (1988-09-01), Tobin et al.
patent: 4959326 (1990-09-01), Roman et al.
patent: 4975382 (1990-12-01), Takasugi
patent: 5053348 (1991-10-01), Mishra

Affiliated with

Also associated with

Rating

Method of forming T-gate structure on microelectronic device sub does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming T-gate structure on microelectronic device sub, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming T-gate structure on microelectronic device sub will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1300051