Semiconductor device manufacturing: process – Making device array and selectively interconnecting – With electrical circuit layout
Reexamination Certificate
2009-10-02
2010-12-28
Stark, Jarrett J (Department: 2823)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
With electrical circuit layout
C438S612000, C257S779000, C257SE21579
Reexamination Certificate
active
07858448
ABSTRACT:
Support structures for semiconductor devices and methods of manufacturing thereof are disclosed. In some embodiments, the support structures include a plurality of support members that is formed in a substantially annular shape beneath a wire bond region. The central region inside the substantially annular shape of the plurality of support members may be used to route functional conductive lines for making electrical contact to active areas of the semiconductor device. Dummy support structures may optionally be formed between the functional conductive lines. The support structures may be formed in one or more conductive line layers and semiconductive material layers of a semiconductor device. In other embodiments, support members are not formed in an annular shape, and are formed in insulating layers that do not comprise low dielectric constant (k) materials.
REFERENCES:
patent: 5739587 (1998-04-01), Sato
patent: 5767575 (1998-06-01), Lan et al.
patent: 5858815 (1999-01-01), Heo et al.
patent: 5952843 (1999-09-01), Vinh
patent: 5986343 (1999-11-01), Chittipeddi et al.
patent: 6258715 (2001-07-01), Yu et al.
patent: 6313024 (2001-11-01), Cave et al.
patent: 6428641 (2002-08-01), Yoon et al.
patent: 6444295 (2002-09-01), Peng et al.
patent: 7109068 (2006-09-01), Akram et al.
patent: 7524731 (2009-04-01), Wang
patent: 2002/0043727 (2002-04-01), Wu
patent: 2005/0073058 (2005-04-01), Kuo et al.
patent: 2006/0157849 (2006-07-01), Goller et al.
patent: 2008/0020488 (2008-01-01), Clevenger et al.
patent: 2008/0079159 (2008-04-01), Gupta et al.
Goebel Thomas
Kaltalioglu Erdem
Kim Sun-Oo
Infineon - Technologies AG
Slater & Matsil L.L.P.
Stark Jarrett J
Tobergte Nicholas
LandOfFree
Method of forming support structures for semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming support structures for semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming support structures for semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4209890