Fishing – trapping – and vermin destroying
Patent
1990-07-27
1992-04-28
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 90, 437233, 437967, 437 89, H01L 2176
Patent
active
051089467
ABSTRACT:
A method of forming planar isolation regions in semiconductor structures includes providing a semiconductor substrate and forming a semiconductor layer thereon. A dielectric layer comprising at least two different dielectric materials is disposed on the semiconductor layer and a trench is etched therethrough and into the semiconductor layer. Dielectric sidewalls are formed in the trench which is then filled by selectively forming depositing polycrystalline silicon therein. The semiconductor material is then at least partially oxidized to form the planar isolation region. The isolation regions disclosed herein may be used for both intradevice and interdevice isolation.
REFERENCES:
patent: 4526631 (1985-07-01), Silvestri et al.
patent: 4745081 (1988-05-01), Beyer et al.
patent: 4786615 (1988-11-01), Liaw et al.
patent: 4786960 (1988-11-01), Jeuch
patent: 4963506 (1990-10-01), Liaw et al.
patent: 5008208 (1991-04-01), Liu et al.
Furumura et al., Selective Growth of Polysilicon, J. Electrochem. Soc.: Solidstate Science and Technology, v. 133, No. 2 (Feb. 1986), pp. 379-383.
Liaw Hang M.
Seelbach Christian A.
Vasquez Barbara
Zdebel Peter J.
Chaudhuri Olik
Fourson G.
Motorola Inc.
Wolin Harry
LandOfFree
Method of forming planar isolation regions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming planar isolation regions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming planar isolation regions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1249175