Fishing – trapping – and vermin destroying
Patent
1991-02-12
1992-01-21
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 6, 437194, 437248, 437925, 437902, H01L 2158, H01L 21328
Patent
active
050828002
ABSTRACT:
A method of manufacturing a semiconductor device including a semiconductor substrate (10) comprising n-emitter regions (14a-14c) formed before the substrate is brazed on a molybdenum plate (1). Due to the difference between respective thermal expansion coefficients of silicon and molybdenum, the substrate is warped through the brazing process and the horizontal positions of the n-emitter regions are shifted. A mask pattern for patterning an aluminum layer (31) is corrected in position to prevent a patterned aluminum layer from extending over the peripheral areas of the n-emitter regions.
REFERENCES:
patent: 3657611 (1972-04-01), Yaneda
patent: 4009059 (1977-02-01), Nakata
patent: 4141136 (1979-02-01), Henry et al.
patent: 4370180 (1983-01-01), Azuma et al.
patent: 4792530 (1988-12-01), Nilarp
patent: 4942139 (1990-07-01), Korwin-Pawlowski
Niinobu Koji
Tokunoh Futoshi
Hearn Brian E.
Mitsubishi Denki & Kabushiki Kaisha
Quach T. N.
LandOfFree
Method of forming pattern in manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming pattern in manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming pattern in manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-115445