Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2006-12-21
2008-09-30
Dang, Trung (Department: 2892)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S524000, C438S525000, C257SE21551
Reexamination Certificate
active
07429519
ABSTRACT:
A method of forming an isolation structure of a semiconductor device includes implanting dopants of a first type into a semiconductor substrate to form a doped region in the substrate. A mask layer is provided over the substrate and the doped region of the substrate. The mask layer is patterned to expose an isolation region of the substrate, the isolation region defining an active region, the isolation region and the active region being defined at least partly within the doped region. Dopants of a second type are implanted at an edge of the active region as defined by the isolation region. The isolation region of the semiconductor substrate is etched to form an isolation trench having a depth that extends below a depth of the doped region. Dopants of a third type are implanted on sidewalls of the trench in order to minimize the dopants of the second type provided on the sidewalls of the isolation trench from migrating away from the sidewalls. The trenches are filled with a dielectric layer to form an isolation structure.
REFERENCES:
patent: 5904538 (1999-05-01), Son et al.
patent: 6514833 (2003-02-01), Ishida et al.
patent: 2002/0182826 (2002-12-01), Cheng et al.
patent: 2004/0266199 (2004-12-01), Lee
patent: 2005/0124102 (2005-06-01), Wang et al.
patent: 2006-140239 (2006-06-01), None
patent: 1020040105194 (2004-12-01), None
patent: 1020050002488 (2005-01-01), None
patent: 1020050071906 (2005-07-01), None
patent: 1020060076370 (2006-07-01), None
Ham Chul Young
Kwak Noh Yeal
Dang Trung
Hynix / Semiconductor Inc.
Townsend and Townsend / and Crew LLP
LandOfFree
Method of forming isolation layer of semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming isolation layer of semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming isolation layer of semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3969882