Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2011-07-12
2011-07-12
Le, Dung A (Department: 2818)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S435000, C438S431000, C438S424000, C438S508000
Reexamination Certificate
active
07977205
ABSTRACT:
A method of forming an isolation layer of a semiconductor device includes forming first trenches in an isolation region of a semiconductor substrate. Sidewalls and a bottom surface of each of the first trenches are oxidized by a radical oxidization process to form a first oxide layer. An oxidization-prevention spacer is formed on the sidewalls of each of the first trenches. Second trenches are formed in the isolation region below the corresponding first trenches, wherein each second trench is narrower and deeper than the corresponding first trench. The second trenches are filled with a second oxide layer. The first trenches are filled with an insulating layer.
REFERENCES:
patent: 6140207 (2000-10-01), Lee
patent: 6207532 (2001-03-01), Lin et al.
patent: 6214696 (2001-04-01), Wu
patent: 2005/0139865 (2005-06-01), Choi
patent: 1455445 (2003-11-01), None
patent: 1832146 (2006-09-01), None
patent: 2002-319638 (2002-10-01), None
patent: 1019980068057 (1998-10-01), None
patent: 1020010036818 (2001-05-01), None
patent: 1020030012116 (2003-02-01), None
patent: 1020040053441 (2004-06-01), None
patent: 1020050011487 (2005-01-01), None
patent: 1020050028618 (2005-03-01), None
patent: 10-2005-0069427 (2005-07-01), None
patent: 1020050078897 (2005-08-01), None
patent: 10-2005-0111416 (2005-11-01), None
patent: 1020060074078 (2006-07-01), None
Cho Whee Won
Dong Cha Deok
Jeong Cheol Mo
Kim Jung Geun
Kim Suk Joong
Hynix / Semiconductor Inc.
Kilpatrick Townsend & Stockton LLP
Le Dung A
LandOfFree
Method of forming isolation layer of semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming isolation layer of semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming isolation layer of semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2636571