Method of forming interconnections on electronic modules

Metal fusion bonding – Process – Plural joints

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

228208, 257778, 438613, B23K 120, H01L 2940, H01L 21441

Patent

active

06082610&

ABSTRACT:
A method which utilizes flip chip technology to provide interconnection between printed circuit boards and integrated circuits is disclosed. The method involves metallization of the bond pad and multiple, novel bump compositions and coating compositions to provide an interconnection which is reliable and which withstands differences in the coefficient of thermal expansion between the silicon device and the bump material.

REFERENCES:
patent: 3658660 (1972-04-01), Maddock
patent: 3925110 (1975-12-01), Prematta et al.
patent: 4887760 (1989-12-01), Toshino et al.
patent: 4970571 (1990-11-01), Yamakawa et al.
patent: 5120678 (1992-06-01), Moore et al.
patent: 5143865 (1992-09-01), Hideshima et al.
patent: 5251806 (1993-10-01), Agarwala et al.
patent: 5258648 (1993-11-01), Lin
patent: 5277756 (1994-01-01), Dion
patent: 5342999 (1994-08-01), Frei et al.
patent: 5390080 (1995-02-01), Melton et al.
patent: 5401689 (1995-03-01), Frei et al.
patent: 5452842 (1995-09-01), Melton et al.
patent: 5454160 (1995-10-01), Nickel
patent: 5470787 (1995-11-01), Greer
patent: 5476211 (1995-12-01), Khandros
patent: 5491036 (1996-02-01), Carey, II et al.
patent: 5542174 (1996-08-01), Chiu
patent: 5611481 (1997-03-01), Akamatsu et al.
patent: 5634268 (1997-06-01), Dalal et al.
patent: 5698160 (1997-12-01), Chen et al.
patent: 5729896 (1998-03-01), Dalal et al.
patent: 5796591 (1998-08-01), Dalal et al.
patent: 5808360 (1998-09-01), Akram
patent: 5855993 (1999-01-01), Brady et al.
patent: 5917229 (1999-06-01), Nathan et al.
patent: 6011313 (2000-01-01), Shangguan et al.
Burkhard, D.J., "Copper Wirebond Barrier Metallization," Motorola Technical Developments, vol. 14, Dec. 1, 1991, p. 124.
Patent Abstracts of Japan, vol. 012, No. 369 (E-665), Oct. 4, 1988 & JP 63 122155 A (Matsushita Electric Ind Co Ltd), May 26, 1988.
Metals Handbook, vol. 8, 8th ed. ASM, pp. 270, 312, and 336, 1973.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming interconnections on electronic modules does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming interconnections on electronic modules, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming interconnections on electronic modules will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1478572

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.