Fishing – trapping – and vermin destroying
Patent
1993-06-03
1994-09-06
Thomas, Tom
Fishing, trapping, and vermin destroying
437 55, 437 61, 437 62, 148DIG85, 148DIG150, H01L 21265
Patent
active
053447859
ABSTRACT:
A method of manufacturing various types of silicon devices, such as complementary bipolar PNP and NPN transistors, in a Silicon On Insulator ("SOI") Integrated Circuit ("IC"), the SOI IC having a substrate, a buried insulating layer disposed above the substrate, and a silicon device layer disposed above the insulating layer. Vertical transistors may be formed in the device layer such that each transistor is fully dielectrically isolated from another and also from other similarly manufactured silicon devices in the silicon device layer.
REFERENCES:
patent: 4631803 (1986-12-01), Hunter et al.
patent: 4685199 (1987-08-01), Jastrzebski
patent: 4690729 (1987-09-01), Douglas
patent: 4751561 (1988-06-01), Jastrzebski
patent: 4810667 (1989-03-01), Zorinsky et al.
patent: 4835115 (1989-05-01), Eklund
patent: 4851078 (1989-07-01), Short et al.
patent: 4851366 (1989-07-01), Blanchard
patent: 4897703 (1990-01-01), Spratt et al.
patent: 4900689 (1990-02-01), Bajor et al.
patent: 4916511 (1990-04-01), Douglas
patent: 4939099 (1990-07-01), Seacrist et al.
patent: 4951102 (1990-08-01), Beitman et al.
patent: 4963505 (1990-10-01), Fuji et al.
patent: 4965213 (1990-10-01), Blake
patent: 4984039 (1991-01-01), Douglas
patent: 4985744 (1991-01-01), Spratt et al.
patent: 4990991 (1991-02-01), Ikeda et al.
patent: 5010378 (1991-04-01), Douglas
patent: 5028557 (1991-07-01), Tsai et al.
patent: 5032529 (1991-07-01), Beitman et al.
patent: 5036021 (1991-07-01), Goto
patent: 5049513 (1991-09-01), Eklund
patent: 5057895 (1991-10-01), Beasom
patent: 5070388 (1991-12-01), Wade et al.
patent: 5086011 (1992-02-01), Shiota
patent: 5087580 (1992-02-01), Eklund
patent: 5110749 (1992-05-01), Ikeda
Humphrey Kurt D.
Jerome Rick C.
Williams Diane R.
Nguyen Tuan
Thomas Tom
United Technologies Corporation
LandOfFree
Method of forming high speed, high voltage fully isolated bipola does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming high speed, high voltage fully isolated bipola, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming high speed, high voltage fully isolated bipola will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1329345