Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2006-11-08
2010-02-02
Fulk, Steven J (Department: 2891)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S296000, C257S506000, C257SE21546
Reexamination Certificate
active
07655534
ABSTRACT:
A fin transistor is formed by forming a hard mask layer on a substrate having an active region and a field region. The hard mask layer is etched to expose the field region. A trench is formed by etching the exposed field region. The trench is filled with an SOG layer. The hard mask layer is removed to expose the active region. An epi-silicon layer is formed on the exposed active region. The SOG layer is then partially etched from the upper end of the trench, thus filling a lower portion of the trench. A HDP oxide layer is deposited on the etched SOG layer filling the trench, thereby forming a field oxide layer composed of the SOG layer and the HDP oxide. The HDP oxide layer in the field oxide layer is etched to expose both side surfaces of the epi-silicon layer. A gate is then formed on the epi-silicon layer of which both side surfaces are exposed and the field oxide layer.
REFERENCES:
patent: 6960781 (2005-11-01), Currie et al.
patent: 7118987 (2006-10-01), Fu et al.
patent: 2002/0127817 (2002-09-01), Heo et al.
patent: 2002/0171107 (2002-11-01), Cheng et al.
patent: 2005/0170604 (2005-08-01), Orlowski et al.
patent: 2005/0184356 (2005-08-01), Cheng et al.
patent: 2005/0218438 (2005-10-01), Lindert et al.
patent: 2007/0072387 (2007-03-01), Lai et al.
patent: 10-2005-0011952 (2005-01-01), None
Korean Patent Gazette, May 7, 2007.
Ahn Sang Tae
Sheen Dong Sun
Sohn Hyun Chul
Song Seok Pyo
Fulk Steven J
Hynix / Semiconductor Inc.
Ladas & Parry LLP
LandOfFree
Method of forming fin transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming fin transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming fin transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4214160