Fishing – trapping – and vermin destroying
Patent
1994-09-27
1996-01-23
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437405, 437912, H01L 21265
Patent
active
054864836
ABSTRACT:
A method of forming closely spaced metal electrodes contacting different regions of a semiconductor device is disclosed. The method includes first depositing a sacrificial layer over a developing semiconductor structure. Next, a photoresist layer is deposited over the sacrificial layer and then patterned and developed with a re-entrant profile opening. An opening in the dielectric layer is formed to expose a first semiconductor layer through the re-entrant profile using an anisotropic etch. The photoresist opening is enlarged by removing a portion of the photoresist layer. Then, a metal layer is deposited over the entire structure such that the metal contacts the first semiconductor layer and extends over a portion of the sacrificial layer. The photoresist layer, the sacrificial layer and portions of the first semiconductor layer are removed so that a first metal electrode is connected to a semiconductor region. The first electrode has a lateral extension determined by the amount the photoresist opening is enlarged. The vertical clearance between the first electrode and a second semiconductor layer is determined by the thickness of the sacrificial layer. A second metal electrode is formed by either a conventional lift-off procedure or by a conventional deposition and etch procedure.
REFERENCES:
patent: 3865646 (1975-02-01), Logan et al.
patent: 4325181 (1982-04-01), Yoder
patent: 4700462 (1987-10-01), Beaubien et al.
patent: 4818712 (1989-04-01), Tully
patent: 4889824 (1989-12-01), Selle et al.
patent: 4959326 (1990-09-01), Roman et al.
patent: 4996165 (1991-02-01), Chang et al.
patent: 4997778 (1991-03-01), Sim et al.
patent: 5006478 (1991-04-01), Kobayashi et al.
patent: 5053348 (1991-10-01), Mishra et al.
patent: 5086013 (1992-02-01), Shimizu et al.
patent: 5093280 (1992-03-01), Tully
patent: 5124275 (1992-06-01), Selle et al.
patent: 5179032 (1993-01-01), Quigg
patent: 5185277 (1993-02-01), Tung et al.
patent: 5185278 (1993-02-01), Barker
patent: 5223454 (1993-06-01), Uda et al.
patent: 5256580 (1993-10-01), Gaw et al.
patent: 5288654 (1994-02-01), Kasai et al.
patent: 5288660 (1994-02-01), Hua et al.
patent: 5304511 (1994-04-01), Sakai
patent: 5334542 (1994-08-01), Saito et al.
Chaudhuri Olik
Dutton Brian K.
TRW Inc.
LandOfFree
Method of forming closely spaced metal electrodes in a semicondu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming closely spaced metal electrodes in a semicondu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming closely spaced metal electrodes in a semicondu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1504817