Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2007-05-22
2007-05-22
Schillinger, Laura M. (Department: 2813)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S427000, C438S405000
Reexamination Certificate
active
10023347
ABSTRACT:
Disclosed herein is a method comprised of providing a wafer comprised of a bulk substrate, an insulating layer positioned above the bulk substrate, and a semiconducting layer positioned above the insulating layer, forming an opening in the semiconducting layer and the insulating layer to thereby expose a surface area of the bulk substrate, forming an alignment mark in the bulk substrate within the exposed surface area of the bulk substrate, and forming a layer of material above the alignment mark and in the opening. A wafer is also disclosed herein that is comprised of a bulk substrate, an insulating layer positioned above the bulk substrate, a semiconducting layer positioned above the insulating layer, an opening formed in the semiconducting layer and the insulating layer, an alignment mark formed in the bulk substrate within an area defined by the opening, and a layer of material positioned above the alignment mark and within the opening.
REFERENCES:
patent: 4724219 (1988-02-01), Ridinger
patent: 5286673 (1994-02-01), Nishihara
patent: 5958800 (1999-09-01), Yu et al.
patent: 5963816 (1999-10-01), Wang et al.
patent: 6049137 (2000-04-01), Jang et al.
patent: 6528386 (2003-03-01), Summerfelt et al.
patent: 6706610 (2004-03-01), Yoshimura et al.
patent: 7005755 (2006-02-01), Yoshimura et al.
patent: 2004/0135226 (2004-07-01), Yoshimura et al.
patent: 2000156506 (2000-06-01), None
patent: PCT/JP00/01435 (2001-09-01), None
patent: WO 200167509 (2001-09-01), None
Exterkamp Michael E.
Haines Jeffrey C.
Hause Frederick N.
Advanced Micro Devices , Inc.
Schillinger Laura M.
Williams Morgan & Amerson P.C.
LandOfFree
Method of forming an alignment mark on a wafer, and a wafer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming an alignment mark on a wafer, and a wafer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming an alignment mark on a wafer, and a wafer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3754277