Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Including adhesive bonding step
Reexamination Certificate
2006-11-15
2009-08-04
Thai, Luan C (Department: 2891)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Including adhesive bonding step
C438S118000, C438S116000
Reexamination Certificate
active
07569424
ABSTRACT:
A method of forming a wall structure in a microelectronic assembly includes selectively depositing a flowable material on an upper surface of a first element in the microelectronic assembly, positioning a molding surface in contact with the deposited flowable material and controlling a distance between the upper surface of the first element and the molding surface with one or more objects positioned between the upper surface and the molding surface.
REFERENCES:
patent: 6379988 (2002-04-01), Peterson et al.
patent: 6782610 (2004-08-01), Iijima et al.
patent: 6826827 (2004-12-01), Fjelstad
patent: 7288757 (2007-10-01), Farnworth et al.
patent: 2005/0116326 (2005-06-01), Haba et al.
patent: 2005/0284658 (2005-12-01), Kubota et al.
U.S. Appl. No. 60/847,504, filed Sep. 27, 2006.
Humpston Giles
Nystrom Michael J.
Wade Christopher Paul
Lerner David Littenberg Krumholz & Mentlik LLP
Tessera Inc.
Thai Luan C
LandOfFree
Method of forming a wall structure in a microelectronic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a wall structure in a microelectronic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a wall structure in a microelectronic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4079388