Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Reexamination Certificate
2008-10-24
2010-11-02
Menz, Laura M (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
C257S085000, C438S151000, C438S158000
Reexamination Certificate
active
07825414
ABSTRACT:
A method of forming a thin film transistor relative to a substrate includes, a) providing a thin film transistor layer of polycrystalline material on a substrate, the polycrystalline material comprising grain boundaries; b) providing a fluorine containing layer adjacent the polycrystalline thin film layer; c) annealing the fluorine containing layer at a temperature and for a time period which in combination are effective to drive fluorine from the fluorine containing layer into the polycrystalline thin film layer and incorporate fluorine within the grain boundaries to passivate said grain boundaries; and d) providing a transistor gate operatively adjacent the thin film transistor layer. The thin film transistor can be fabricated to be bottom gated or top gated. A buffering layer can be provided intermediate the thin film transistor layer and the fluorine containing layer, with the buffering layer being transmissive of fluorine from the fluorine containing layer during the annealing. Preferably, the annealing temperature is both sufficiently high to drive fluorine from the fluorine containing layer into the polycrystalline thin film layer and incorporate fluorine within the grain boundaries to passivate said grain boundaries, but sufficiently low to prevent chemical reaction of the fluorine containing layer with the polycrystalline thin film layer.
REFERENCES:
patent: 4329706 (1982-05-01), Crowder et al.
patent: 4354309 (1982-10-01), Gardiner et al.
patent: 4569697 (1986-02-01), Tsu et al.
patent: 4613382 (1986-09-01), Katayama et al.
patent: 4663825 (1987-05-01), Maeda
patent: 4697333 (1987-10-01), Nakahara
patent: 4945065 (1990-07-01), Gregory et al.
patent: 5021353 (1991-06-01), Lowrey et al.
patent: 5147820 (1992-09-01), Chittipeddi et al.
patent: 5175119 (1992-12-01), Matsutani
patent: 5177569 (1993-01-01), Koyama
patent: 5202275 (1993-04-01), Sugiura et al.
patent: 5212108 (1993-05-01), Liu et al.
patent: 5278096 (1994-01-01), Lee et al.
patent: 5320975 (1994-06-01), Cederbaum et al.
patent: 5334861 (1994-08-01), Pfiester et al.
patent: 5338398 (1994-08-01), Szwejkowski et al.
patent: 5350698 (1994-09-01), Huang et al.
patent: 5364803 (1994-11-01), Lur et al.
patent: 5372860 (1994-12-01), Fehlner et al.
patent: 5373170 (1994-12-01), Pfiester et al.
patent: 5393676 (1995-02-01), Anjum et al.
patent: 5407870 (1995-04-01), Okada et al.
patent: 5411909 (1995-05-01), Manning et al.
patent: 5418393 (1995-05-01), Hayden
patent: 5440168 (1995-08-01), Nishimura et al.
patent: 5441904 (1995-08-01), Kim et al.
patent: 5523240 (1996-06-01), Zhang et al.
patent: 5552332 (1996-09-01), Tseng et al.
patent: 5605848 (1997-02-01), Ngaoaram
patent: 5652156 (1997-07-01), Liao et al.
patent: 5665611 (1997-09-01), Sandhu et al.
patent: 5683946 (1997-11-01), Lu et al.
patent: 5726096 (1998-03-01), Jung
patent: 5753543 (1998-05-01), Sandhu et al.
patent: 5767558 (1998-06-01), Lo et al.
patent: 5830802 (1998-11-01), Tseng et al.
patent: 5854135 (1998-12-01), Ko
patent: 5877074 (1999-03-01), Jeng et al.
patent: 5943592 (1999-08-01), Tsukamoto et al.
patent: 6001675 (1999-12-01), Sandhu et al.
patent: 6077732 (2000-06-01), Sandhu et al.
patent: 6093589 (2000-07-01), Lo et al.
patent: 6162716 (2000-12-01), Yu et al.
patent: 6238957 (2001-05-01), Sandhu et al.
patent: 6344376 (2002-02-01), Sandhu et al.
patent: 6373114 (2002-04-01), Jeng et al.
patent: 6511900 (2003-01-01), Agarwal et al.
patent: 6562730 (2003-05-01), Jeng
patent: 6630391 (2003-10-01), Agarwal et al.
patent: 6635939 (2003-10-01), Agarwal et al.
patent: 6770571 (2004-08-01), Jeng et al.
patent: 6890842 (2005-05-01), Sandhu et al.
patent: 6911381 (2005-06-01), Agarwal et al.
patent: 6930363 (2005-08-01), Jeng et al.
patent: 7084504 (2006-08-01), Agarwal et al.
patent: 7385222 (2008-06-01), Sandhu et al.
patent: 7452760 (2008-11-01), Sandhu et al.
patent: 7566907 (2009-07-01), Sandhu et al.
patent: 2001/0002071 (2001-05-01), Agarwal et al.
patent: 2001/0014518 (2001-08-01), Sandhu et al.
patent: 2001/0044173 (2001-11-01), Sandhu et al.
patent: 2001/0046742 (2001-11-01), Jeng
patent: 2002/0001908 (2002-01-01), Agarwal et al.
patent: 2002/0030235 (2002-03-01), Agarwal et al.
patent: 2003/0139061 (2003-07-01), Jeng et al.
patent: 2004/0080002 (2004-04-01), Agarwal et al.
patent: 2004/0082156 (2004-04-01), Agarwal et al.
patent: 2005/0017312 (2005-01-01), Jeng et al.
patent: 2005/0156240 (2005-07-01), Sandhu et al.
patent: 2005/0266624 (2005-12-01), Agarwal et al.
patent: 2007/0102705 (2007-05-01), Sandhu et al.
patent: 2008/0237601 (2008-10-01), Sandhu et al.
patent: 2009/0047776 (2009-02-01), Sandhu et al.
patent: 281054 (1990-07-01), None
patent: 359136926 (1984-08-01), None
patent: 362285470 (1987-12-01), None
patent: 406163576 (1994-06-01), None
patent: 09092835 (1997-04-01), None
Pollack, G.P. et al., “Hydrogen Passivation of Polysilicon MOSFET's From A Plasma Nitride Source”, IEEE, 1984, pp. 408-410.
Kamins, T.I., “Hydrogenation of Transistors Fabricated in Polycrystalline-Silicon Films”, IEEE, 1980, pp. 159-161.
Seager, C.H. et al., “Studies of the hydrogen passivation of silicon grain boundaries”, J.Appl. Phys. 52, Feb. 1981, pp. 1050-1055.
Kitajima, H. et al., “Leakage Current Reduction in Sub-Micron Channel Poly-Si TFTs”, Extended Abstract—1991 International Conference on Solid State Devices and Materials, Yokohama, 1991, pp. 174-176.
Sunada et al., “The Role of Fluorine Termination in the Chemical Stability of HF-Treated Si Surfaces”, Dept. of Electrical Engineering, Hiroshima University, Higashi-Hiroshima 724, Accepted for Publication 1990.
Batra Shubneesh
Fazan Pierre C.
Sandhu Gurtej S.
Menz Laura M
Micro)n Technology, Inc.
Wells St. John P.S.
LandOfFree
Method of forming a thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a thin film transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4183385