Fishing – trapping – and vermin destroying
Patent
1986-06-12
1988-02-09
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 53, 437191, 437195, 437233, H01L 3118
Patent
active
047242183
ABSTRACT:
The invention provides a method for forming a semiconductor device having several gate levels, which, in the case of forming a device with two gate levels, comprises the following steps:
REFERENCES:
patent: 3943543 (1976-03-01), Caywood
patent: 4035829 (1977-07-01), Iprietal
patent: 4055885 (1977-11-01), Takemoto
patent: 4141024 (1979-02-01), Kano et al.
patent: 4577392 (1986-03-01), Peterson
R. Gdula et al., CCD with Two Levels of Polysilicon, IBM Tech. Disc., vol. 21, No. 5, Oct. 1978.
Blanchard Pierre
Cortot Jean P.
Hearn Brian E.
McAndrews Kevin
Plottel Roland
Thomas-CSF
LandOfFree
Method of forming a semiconductor device having several gate lev does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a semiconductor device having several gate lev, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a semiconductor device having several gate lev will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1283955