Semiconductor device manufacturing: process – Making passive device – Resistor
Patent
1995-03-31
1997-04-08
Tsai, Jey
Semiconductor device manufacturing: process
Making passive device
Resistor
148DIG14, 148DIG136, 438238, H01L 2170, H01L 2700
Patent
active
056187491
ABSTRACT:
A semiconductor integrated circuit including a MOSFET having a polycide gate structure, a resistor and a capacitor is monolithically manufactured. Polycrystalline silicon film, a dielectric film, and another polycrystalline silicon film are consecutively deposited. After processes of patterning and etching the dielectric film, the remaining dielectric films are used as an etching protection mask for the resistor and a capacitor. A refractory metal silicide for a polycide gate is uniformly deposited over the remaining another polycrystalline silicon films and dielectric films. The refractory metal silicide and polycrystalline silicon are consecutively etched through a patterned resist mask and the remaining dielectric films to simultaneously form the polycide gate, resistor and capacitor. Thus, a capacitor having small change in capacitance versus applied voltage is manufactured in a MOS IC device having a polycide gate.
REFERENCES:
patent: 3988824 (1976-11-01), Bodway
patent: 4367580 (1983-01-01), Guterman
patent: 4971924 (1990-11-01), Tigelaar et al.
patent: 5013678 (1991-05-01), Winneri et al.
patent: 5120572 (1992-06-01), Kumar
patent: 5173437 (1992-12-01), Chi
patent: 5187122 (1993-02-01), Bonis
patent: 5393691 (1995-02-01), Hsu et al.
patent: 5397729 (1995-03-01), Kayanuma et al.
patent: 5470775 (1995-11-01), Nariani
patent: 5500387 (1996-03-01), Tung et al.
McCreary, James I., IEEE Journal Of Solid-State Circuits, "Matching Properties, and Voltage and Temperature Dependence of MOS Capacitors", vol. SC-16, Dec. 1981, pp. 608-615.
S.R. Nariani, et al., "Adding mixed-signal capability to a submicron digital ASIC process", Solid State Technology, Aug. 1994, pp. 79-83.
Makino Touhachi
Suga Shigeru
Takahashi Toshiyuki
Tsai Jey
Yamaha Corporation
LandOfFree
Method of forming a semiconductor device having a capacitor and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a semiconductor device having a capacitor and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a semiconductor device having a capacitor and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2397485