Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2002-08-27
2003-11-25
Phung, Anh (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C327S202000
Reexamination Certificate
active
06654312
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates, in general, to electronics, and more particularly, to methods of forming semiconductor devices and structures.
In the past, the semiconductor industry utilized various techniques for forming high-frequency storage elements that operated at high frequencies. Forming devices storage elements such as D-type flip-flops that operate at frequencies near an above 10 GHz. Additionally, forming such storage elements that operate at high frequencies and at low voltages such as about 2.5 volts or less is even more difficult. Such low voltages prevent proper operation of internal transistors within the storage elements thereby preventing operation at the high frequencies. In some storage elements, the low voltage caused some transistors to saturate thereby further limiting the operating frequencies.
Accordingly, it is desirable to have a storage element that can operate at frequencies of at least 10 GHz, operate at power supply voltages of about 2.5 V or less, and that do not have internal transistors that saturate.
REFERENCES:
patent: 4999528 (1991-03-01), Keech
patent: 6573775 (2003-06-01), Pilling
Hightower Robert F.
Phung Anh
Semiconductor Components Industries LLC
LandOfFree
Method of forming a low voltage semiconductor storage device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a low voltage semiconductor storage device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a low voltage semiconductor storage device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3135175