Metal working – Electric condenser making – Solid dielectric type
Reexamination Certificate
2000-12-19
2003-10-14
Vo, Peter (Department: 3729)
Metal working
Electric condenser making
Solid dielectric type
C029S025410, C029S469000, C029S831000, C029S832000, C361S303000, C361S305000, C361S306100, C361S306200
Reexamination Certificate
active
06631540
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to generally to capacitors and the manufacture thereof, and more particularly relates to high capacitance, low inductance capacitors suitable for use with high speed integrated circuits.
2. Background
Advances in semiconductor manufacturing technology have led to dramatic increases in both the number and speed of operation of the transistors present in integrated circuits. Such integrated circuits with large numbers of fast switching transistors tend to require a large amount of decoupling capacitance. As is well known in this field, decoupling capacitance refers to the capacitance, typically added intentionally to a circuit, between the power and ground nodes.
Traditionally, decoupling capacitors used in conjunction with integrated circuits have been mounted on printed circuit boards in close proximity to the integrated circuits themselves. However, as switching speeds have increased and the amount of current being switched increased, the need for larger amounts of decoupling capacitance has also increased.
One of the problems faced by engineers in trying to provide greater amounts of decoupling capacitance includes the physical space on printed circuit boards required for the additional capacitors. Another problem is the parasitic inductance introduced by the leads of the capacitors used to connect the capacitors to various circuit nodes. This parasitic inductance degrades the effectiveness of the decoupling capacitor.
What is needed is a capacitor having a high capacitance value, and low inductance, while consuming a small area. What is further needed is a method of manufacturing such a capacitor.
SUMMARY OF THE INVENTION
Briefly, a capacitor having first and second electrodes separated by a dielectric, has first and second major surfaces, and includes terminals coupled to the first electrode and terminals coupled to a second electrode, where both sets of terminals are located on the first major surface of the capacitor.
In a further aspect of the present of invention, the capacitor may additionally have terminals coupled to the first electrode on the second surface, and terminals coupled to the second electrode on the second surface.
REFERENCES:
patent: 3686535 (1972-08-01), Piper et al.
patent: 3714529 (1973-01-01), Cowpland et al.
patent: 4090231 (1978-05-01), Millard et al.
patent: 4494170 (1985-01-01), Schilling
patent: 4532572 (1985-07-01), Schilling
patent: 4628405 (1986-12-01), Lippert
patent: 4641112 (1987-02-01), Kohayakawa
patent: 4731696 (1988-03-01), Himes et al.
patent: 4866566 (1989-09-01), Nishiyama
patent: 5323138 (1994-06-01), Oki et al.
patent: 5528083 (1996-06-01), Malladi et al.
patent: 5659456 (1997-08-01), Sano et al.
patent: 5666004 (1997-09-01), Bhattacharyya et al.
patent: 5685968 (1997-11-01), Hayakawa et al.
patent: 5835339 (1998-11-01), Sakamoto et al.
patent: 5877934 (1999-03-01), Sano et al.
patent: 6151220 (2000-11-01), Sakamoto et al.
patent: 6285542 (2001-09-01), Kennedy et al.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Kim Paul D
Vo Peter
LandOfFree
Method of forming a low inductance high capacitance capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a low inductance high capacitance capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a low inductance high capacitance capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3150308