Method of forming a floating gate self-aligned to STI on EEPROM

Details Method of forming a floating gate self-aligned to STI on EEPROM Method of forming a floating gate self-aligned to STI on EEPROM

2000-08-14

2002-06-11

Powell, William A. (Department: 1765)

Semiconductor device manufacturing: process

Chemical etching

Vapor phase etching

C438S257000, C438S735000

Reexamination Certificate

active

06403494

ABSTRACT:

BACKGROUND OF THE INVENTION
(1) Field of the Invention
The present invention relates to split-gate memory cells used in flash EEPROMs (Electrically Erasable Programmable Read Only Memories), and in particular, to a method of forming a floating gate of a split-gate flash self-aligned to a shallow trench isolation (STI).
(2) Description of the Related Art
In the manufacture of split-gate flash memory cells, in particular, appropriate alignment tolerances must be factored into the design in forming floating gates over source regions of the cell. In general, self-alignment techniques are important in VLSI and ULSI (very large and ultra large scaled integrated) fabrication technology since they reduce the difficulties of precise alignment, and allow considerable shrinkage of the device size. A measure of the degree of shrinkage in each new generation of technology is the minimum gate length, for example, in MOS (metal-oxide-semiconductor) devices. At the same time, it is known that in order to assure proper MOS device operation, it is essential to have an overlap between the gate and the source/drain electrodes of the device in mask alignment during device fabrication. The overlap, on the other hand, is governed by the gate length. Thus, source and drain regions might not line up correctly relative to the gate, deposited contacts might not line up perfectly inside contact holes. It is disclosed later in the embodiments of the present invention a method of forming a floating gate self-aligned to shallow trench isolation regions that define the source regions of the cell.
One of the important drivers for increased performance in computers is the higher levels of integration of circuits. This is accomplished by miniaturizing or shrinking device sizes on a given chip. Tolerances play an important role in being able to shrink dimensions on a chip. Self-alignment of various components in a device can help reduce those tolerances and improve packing density of chips. As is known in the art, a split-gate flash memory cell normally has a floating gate, a control gate, source and drain regions, and none of them are usually self-aligned with respect to each other. That is, floating gate is not aligned to the cell isolation regions, nor to the common source line, nor to the control gate, or word line. This is primarily because of the poly oxide process employed in forming the floating gate. As it will be known to those skilled in the art, it is common practice to first form a poly-oxide over a polysilicon layer, and then use it as a hard-mask to etch the polysilicon to form a floating gate. However, the poly-oxide is usually thick and not dimensionally controllable, and hence the alignment of the floating gate to the underlying source region is not precise. It is disclosed later in the embodiments of the present invention a method of aligning the floating gate to the source through a judicious use of an organic antireflective coating (ARC) layer prior to the forming of the poly-oxide. With this method, mis-alignment and hence large tolerances are eliminated, and hence, the memory cell can be substantially reduced in size with the attendant improved packing density and performance.
Over the years, numerous improvements in the performance as well as in the size of memory devices have been made by varying the simple, basic one-transistor memory cell, which contains one transistor and one capacitor. The variations consist of different methods of forming capacitors, with single, double or triple layers of polysilicon, and different materials for the word and bit lines. In general, memory devices include electrically erasable and electrically programmable read-only memories (EEPROMS) of flash electrically erasable and electrically programmable read-only memories (flash EEPROMs). Many types of memory cells for EEPROMs or flash EEPROMs may have source and drains regions that are aligned to a floating gate or aligned to spacers. When the source and drain regions are aligned to the floating gate, a gate electrode for a select transistor is separate from the control gate electrode of the floating gate transistor. Separate select and control gates increase the size of the memory cell. If the source and drain regions are aligned to a spacer formed after the floating gate is formed, the floating gate typically does not overlie portions of the source and drain regions. Programming and erasing performance is degraded by the offset between the floating gate and source and drain regions.
A method of forming a conventional split-gate flash memory cell is shown in
FIG. 1
a
where a layer of gate oxide (
30
) is thermally grown over substrate (
10
). Next, a first polysilicon layer (
40
) is formed followed by the deposition of nitride layer (
50
). A photoresist layer (
60
) is then spun over the substrate and then patterned with a floating gate pattern as shown in
FIG. 1
b
, which in turn, is etched into the nitride layer (
50
) a s shown in
FIG. 1
c
. The photoresist layer, which is no longer needed, is removed. Next, the first polysilicon that is exposed in the pattern openings in the nitride layer is oxidized to form polyoxide (
45
) as shown in
FIG. 1
d
. Subsequently, the nitride layer is removed where now polyoxide (
45
) serves as a hard mask to remove all the first polysilicon portions except those that are cover ed by the polyoxide (
FIG. 1
e
). As is well known in the art, this is usually accomplished by main etch followed by over-etch. It is at this etching step that the corner edge (
47
) is usually rounded off, as seen in
FIG. 1
e
, which is not desirable for achieving precise alignment of the floating gate with the underlying source region. It will be shown later in the embodiments of this invention that by using an ARC layer, a much better self-alignment can be achieved than with the conventional poly-oxide hard-mask. Also, the sharpness of corner edge (
47
) can be improved such that charge transfer between substrate (
10
) and floating gate (
40
), and then the charge transfer between the floating gate and control gate, (
80
), is fast. The control gate is next formed by depositing a second polysilicon layer over intergate layer (
70
), also known as interpoly, which separates the two polysilicon layers, namely, the floating polygate and the control polygate. The completed split-gate cell structure is shown in
FIG. 1
f.
In prior art, various techniques have been employed to form split-gate flash memory cells, and also to achieve self-alignment between the floating gate and the source of the cell. Thus, in U.S. Pat. No. 5,330,938, Camerlenghi discloses a method of making non-volatile split gate EPROM memory cell and self-aligned field insulation. Here, the cell comprises a substrate with diffusions of source and drain separated by a channel area a floating gate superimposed over a first part of said channel area and a control gate formed by a first and a second polysilicon strip, respectively, a cell gate oxide between said floating gate and said first part of the channel area, a transistor gate oxide between said control gate and a second part of the channel area, an interpoly oxide between said floating gate and said control gate and a layer of dielectric filler. By means of a process which provides for self-aligned etchings of layers of polysilicon and of oxides there is obtained a floating gate and a control gate self-aligned with one another and with the diffusions of source and drain, as well as with the first oxide.
In another U.S. Pat. No. 5,688,705, Bergemont discloses a method for reducing the spacing between the horizontally adjacent floating gates of a flash EPROM array. The spacing between the horizontally-adjacent floating gates of a “T-shaped” flash electrically programmable read-only-memory (EPROM) array is reduced beyond that which can be photolithographically obtained with a given process by covering the layer of polysilicon that forms the floating gates with two sacrificial layers, exposing ships of the polysilicon layer with a standard photolithographic process, formin

Affiliated with

Also associated with

Rating

Method of forming a floating gate self-aligned to STI on EEPROM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming a floating gate self-aligned to STI on EEPROM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a floating gate self-aligned to STI on EEPROM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2899005