Semiconductor device manufacturing: process – Making passive device – Stacked capacitor
Patent
1996-11-18
1998-12-22
Brown, Peter Toby
Semiconductor device manufacturing: process
Making passive device
Stacked capacitor
438254, H01L 218242
Patent
active
058518975
ABSTRACT:
The present invention is a method of manufacturing a high density capacitors for use in semiconductor memories. High etching selectivity between BPSG (borophososilicate glass) and CVD-oxide (chemical vapor deposition oxide) is used to fabricate a crown shape capacitor with a plurality of horizontal fins. First, a first polysilicon layer is formed on a semiconductor substrate. A composition layer consists of BPSG and silicon oxide formed on a the first polysilicon layer. Then a contact hole is formed in the composition layer and the first polysilicon layer. A highly selective etching is then used to etch the BPSG sublayers of the composition layer. Next, a second polysilicon layer is formed in the contact hole and the composition layer. Then photolithgraphy and etching process is used to etch the second polysilicon layer, composition layer and first polysilicon layer. A third polysilicon layer is subsequently formed on the second polysilicon layer. An anisotropic etching is performed to etching the second and the third polysilicon layer. Then the composition layer is removed by BOE solution. A dielectric film is then formed along the surface of the first, second and third polysilicon layer. Finally, a forth polysilicon layer is formed on the dielectric film. Thus, a capacitor with a plurality of horizontal fins is formed.
REFERENCES:
patent: 5053351 (1991-10-01), Fazan et al.
patent: 5164337 (1992-11-01), Ogawa et al.
patent: 5170233 (1992-12-01), Liu et al.
patent: 5196365 (1993-03-01), Gotou
patent: 5240871 (1993-08-01), Doan et al.
patent: 5543346 (1996-08-01), Keum et al.
patent: 5637523 (1997-06-01), Fazan et al.
patent: 5656536 (1997-08-01), Wu
patent: 5716884 (1998-02-01), Hsue et al.
patent: 5766994 (1998-06-01), Tseng
patent: 5770499 (1998-06-01), Kwok et al.
Brown Peter Toby
Powerchip Semiconductor Corp.
Thomas Toniae M.
LandOfFree
Method of forming a dram cell with a crown-fin-pillar structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a dram cell with a crown-fin-pillar structure , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a dram cell with a crown-fin-pillar structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2047031