Method of forming a chip assembly

Metal working – Method of mechanical manufacture – Electrical device making

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C029S530000, C029S760000, C029S831000, C029S841000, C029S852000, C029S854000, C174S050510, C257S713000, C257S778000, C269S900000, C361S719000

Reexamination Certificate

active

06757967

ABSTRACT:

BACKGROUND INFORMATION
1. Field of the Invention
This invention relates generally to I/C chip mounting structures which include a substrate and an electrically and thermally conducting cover plate and a method of manufacturing the same. In even more particular aspects, this invention relates to an I/C chip assembly which electrically insulates the chip from the cover plate but provides grounding of the substrate to the cover plate.
2. Background Information
In the packaging of I/C chips, there has developed a need for a chip package that includes a cover plate for the assembly, which cover plate is thermally conducting for heat transfer, and also electrically conducting for grounding the substrate, while preventing the chip itself from being electrically grounded to the cover plate, so that the cover plate can act as both a heat sink for the chip and also an electrical ground for the substrate.
SUMMARY OF THE INVENTION
According to the present invention, a chip mounting assembly is provided which includes a dielectric substrate having at least one integrated circuit (I/C) chip mounted thereon. An electrically conductive cover plate is in contact with said at least one chip by an electrically non-conducting thermally conducting material. A stiffener member is provided which is mounted on the substrate and laterally spaced from the integrated circuit chip. At least one electrically conductive ground pad is formed on the substrate. The stiffener member has at least one through opening therein and electrically conductive material extending through said at least one opening and contacting said cover plate and said at least one ground pad. The invention also provides a method of forming such an I/C chip assembly.
DESCRIPTION OF THE DRAWINGS
FIG. 1
is an exploded view of a substrate, a stiffener member and a thermal adhesive in position for lamination as a first step in the process of forming the device of the present invention;
FIG. 2
is a perspective view showing the substrate stiffener member and a film of adhesive material laminated together to form the basis for forming the present invention;
FIGS. 3-10
are longitudinal, sectional views, somewhat diagrammatic, showing the steps in forming an I/C chip assembly according to this invention, and
FIG. 11
is a flow chart of the steps involved in preparing the chip assembly.


REFERENCES:
patent: 4788767 (1988-12-01), Desai et al.
patent: 5371404 (1994-12-01), Juskey et al.
patent: 5777847 (1998-07-01), Tokuno et al.
patent: 5796170 (1998-08-01), Marcantonio
patent: 5811317 (1998-09-01), Maheshwari et al.
patent: 5866943 (1999-02-01), Mertol
patent: 5879786 (1999-03-01), Budnaitis et al.
patent: 5895967 (1999-04-01), Stearns et al.
patent: 5955789 (1999-09-01), Vendramin
patent: 6020221 (2000-02-01), Lim et al.
patent: 6051888 (2000-04-01), Dahl
patent: 6144101 (2000-11-01), Akram
patent: 6313521 (2001-11-01), Baba
patent: 6437436 (2002-08-01), Wang et al.
patent: 6504096 (2003-01-01), Okubora

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming a chip assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming a chip assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a chip assembly will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3253042

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.