Fishing – trapping – and vermin destroying
Patent
1993-01-07
1994-06-14
Quach, T. N.
Fishing, trapping, and vermin destroying
437 33, 437 89, 148DIG26, 148DIG124, H01L 21328
Patent
active
053209729
ABSTRACT:
A process is provided for forming a bipolar transistor and a structure thereof. In particular a single polysilicon self-aligned process for a bipolar transistor having a polysilicon emitter is provided. A sacrificial layer defining an opening is provided in a device well region of a substrate, and, after forming a self-aligned base region within the opening, emitter material is selectively provided in the opening to form an emitter-base junction. The sacrificial layer functions as a mask for ion implantations to form the base region, and if required, an underlying local collector region. The sacrificial layer is removed, to expose the well region adjacent sidewalls of the emitter structure. A self-aligned link region implant may be performed before forming isolation on exposed sidewalls of the emitter structure. Extrinsic base contacts are formed in the surface of the surrounding well region. The sacrificial layer is preferably a material which may be removed by an etch process with high selectivity to the substrate to avoid damage on overetching, for improved manufacturability and reliability. The process flow is compatible with CMOS processing, and applicable to bipolar CMOS integrated circuits.
REFERENCES:
patent: 4988632 (1991-01-01), Pfiester
patent: 5034351 (1991-07-01), Sun et al.
patent: 5055419 (1991-10-01), Scovell et al.
patent: 5057455 (1991-10-01), Foo et al.
patent: 5064774 (1991-11-01), Pfiester
patent: 5169794 (1992-12-01), Iranmanesh
patent: 5194926 (1993-03-01), Hayden
patent: 5208169 (1993-05-01), Shah et al.
Wolf, S., et al., Silicon Processing, vol. 1, 1986, Lattice Press, pp. 182-195.
High-Speed Polysilicon Emitter-Base Bipolar Transistor, IEEE Electron Device Letters, vol., EDL-7, No. 12, Dec. 1986, pp. 658-661, Park et al.
A High-Speed Bipolar Technology Featuring Self-Aligned Single-Poly Base and Submicrometer Emitter Contacts, IEEE Electron Device Letters, vol., 11, No. 9, Sep. 1990, pp. 412-414, Huang et al.
de Wilton Angela C.
Northern Telecom Limited
Quach T. N.
LandOfFree
Method of forming a bipolar transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a bipolar transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a bipolar transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1248814