Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Wire contact – lead – or bond
Reexamination Certificate
2005-12-13
2005-12-13
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Wire contact, lead, or bond
C257S668000, C257S670000, C257S690000, C257S738000, C257S778000
Reexamination Certificate
active
06975039
ABSTRACT:
A semiconductor package includes a semiconductor chip having a major surface and first pads formed on the major surface. The semiconductor package also includes a package substrate having (a) opposite first and second major surfaces, (b) a side surface extending between the first and second major surfaces, (c) a pad forming region adjacent to and along the side surface, (d) second pads formed on the pad forming region, (e) external electrodes formed on the first major surface of the package substrate, wherein the second major surface of the package substrate is fixed to the major surface of the semiconductor chip, and wherein the external electrodes are electrically connected to the second pads. The semiconductor package further includes bonding wires electrically connecting the first pads to the second pads and a sealing material covering the bonding wires and first and second pads.
REFERENCES:
patent: 5394009 (1995-02-01), Loo
patent: 5627408 (1997-05-01), Kusumi
patent: 5777391 (1998-07-01), Nakamura et al.
patent: 5793104 (1998-08-01), Kirkman
patent: 5858815 (1999-01-01), Heo et al.
patent: 5864174 (1999-01-01), Yamada et al.
patent: 5950070 (1999-09-01), Razon et al.
patent: 5956233 (1999-09-01), Yew et al.
patent: 5976916 (1999-11-01), Kuwamura et al.
patent: 6013948 (2000-01-01), Akram et al.
patent: 6207477 (2001-03-01), Motooka et al.
patent: 6242283 (2001-06-01), Lo et al.
patent: 6677219 (2004-01-01), Hasegawa et al.
patent: 2001/0001714 (2001-05-01), Motooka et al.
patent: 2004/0094833 (2004-05-01), Hasegawa et al.
patent: 358092230 (1983-06-01), None
patent: 9-74154 (1997-03-01), None
Hasegawa Kiyoshi
Ooka Fumihiko
Flynn Nathan J.
Mandala Jr. Victor A.
Oki Electric Industry Co. Ltd.
Volentine Francos & Whitt PLLC
LandOfFree
Method of forming a ball grid array package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a ball grid array package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a ball grid array package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3486365