Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2006-12-26
2006-12-26
Vu, David (Department: 2818)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C257S698000
Reexamination Certificate
active
07153723
ABSTRACT:
A method includes:A. providing a substrate having a first surface and a second surface, the first surface being adapted for mounting an electronic device thereon;B. forming a grid of electrically conductive vias extending from a region proximate the first surface to a region proximate the second surface, each via being one of a signal via, a ground via and a power via;C. removing at least one of the vias to form a void between at least one ground via and at least one power via; andD. connecting each of the at least one ground via proximate the void to one of the at least one power vias proximate the void with a filter device proximate the second surface of the substrate.
REFERENCES:
patent: 6084397 (2000-07-01), Downes
patent: 6320758 (2001-11-01), Chen et al.
patent: 6386435 (2002-05-01), Downes
patent: 6404649 (2002-06-01), Drake et al.
patent: 6417463 (2002-07-01), Cornelius et al.
patent: 6429645 (2002-08-01), Downes
patent: 6489574 (2002-12-01), Otaki et al.
patent: 6535005 (2003-03-01), Field
EMC Corporation
Gupta Krishnendu
Ouellette Scott A.
Vu David
LandOfFree
Method of forming a ball grid array device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a ball grid array device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a ball grid array device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3719775