Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Making plural separate devices
Patent
1997-04-18
2000-12-26
Guay, John
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Making plural separate devices
438 33, 438 68, 438114, 438458, 438460, H01L 2150
Patent
active
061658154
ABSTRACT:
A method for increasing integrated circuit density comprising stacking an upper wafer and a lower wafer, each of which have fabricated circuitry in specific areas on their respective face surfaces. The upper wafer is attached back-to-back with the lower wafer with a layer of adhesive applied over the back side of the lower wafer. The wafers are aligned so as to bring complimentary circuitry on each of the wafers into perpendicular alignment. The adhered wafer pair is then itself attached to an adhesive film to immobilize the wafer during dicing. The adhered wafer pair may be die into individual die pairs or wafer portions containing more than one dice pair. At least one face side of the die pair (attachment side) may have an array of minute solder balls or small pins disposed thereon for attachment and electrical communication of the die to at least one substrate such as a printed circuit board or leadframe. The die pair face opposite the substrate attachment side (opposing side) and may have a plurality of bond pads. Bond wires or TAB leads are attached between bond pads on the opposing side and corresponding conductive trace or lead ends on the substrate. Alternately, both the attachment side and opposing side may have an array of minute solder balls or small pins for respective attachment to two facing substrates on opposite sides of the die pair.
REFERENCES:
patent: 4266334 (1981-05-01), Edwards et al.
patent: 5019943 (1991-05-01), Fassbender et al.
patent: 5051865 (1991-09-01), Kato
patent: 5323060 (1994-06-01), Fogal et al.
patent: 5387551 (1995-02-01), Mizoguchi et al.
patent: 5432681 (1995-07-01), Linderman
patent: 5656553 (1997-08-01), Leas et al.
patent: 5675180 (1997-10-01), Pedersen et al.
patent: 5786237 (1998-07-01), Cockerill et al.
patent: 5851845 (1998-12-01), Wood et al.
patent: 5917242 (1999-06-01), Ball
patent: 5927993 (1999-07-01), Lesk et al.
patent: 5952725 (1999-09-01), Ball
Chambliss Alonzo
Guay John
Micro)n Technology, Inc.
LandOfFree
Method of fabrication of stacked semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabrication of stacked semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabrication of stacked semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-993826