Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates
Reexamination Certificate
2007-07-06
2008-11-18
Lebentritt, Michael S (Department: 2829)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
C438S406000, C438S407000, C438S458000, C438S479000, C438S542000, C257SE21122, C257SE21152, C257SE21219, C257SE21568
Reexamination Certificate
active
07452785
ABSTRACT:
The invention relates to a method for fabricating a composite structure having heat dissipation properties greater than a bulk single crystal silicon structure having the same dimensions. The structure includes a support substrate, a top layer and an oxide layer between the support substrate and the top layer. The method includes providing a top layer made of a crystalline material, providing a support substrate of a polycrystalline material having heat dissipation properties greater than that of a bulk single crystal silicon substrate of the same dimensions; providing an oxide layer on at least one of the top layer or the support substrate; bonding the top layer and support substrate together to obtain a composite structure having the top layer, the support substrate and the oxide layer located at a bonding interface between the top layer and support substrate, and heat treating the composite structure in a non-oxidizing atmosphere at a predetermined temperature and for a predetermined duration to dissolve at least part of the oxide layer and increase the heat dissipation properties of the composite structure compared to the composite structure prior to the heat treating.
REFERENCES:
patent: 6120597 (2000-09-01), Levy et al.
patent: 6328796 (2001-12-01), Kub et al.
patent: 6974759 (2005-12-01), Moriceau et al.
patent: 7008859 (2006-03-01), Letertre et al.
patent: 2003/0064735 (2003-04-01), Spain et al.
patent: 2004/0187766 (2004-09-01), Letertre
patent: 2005/0118789 (2005-06-01), Aga et al.
patent: 2006/0051945 (2006-03-01), Yokokawa et al.
patent: 2006/0091400 (2006-05-01), Faure et al.
patent: 2006/0154442 (2006-07-01), De Souza et al.
patent: 2007/0080372 (2007-04-01), Faure et al.
patent: 1 653 504 (2006-05-01), None
patent: 2 852 974 (2004-10-01), None
patent: 2000-036445 (2000-02-01), None
patent: 2006-049725 (2006-02-01), None
patent: WO 2006/138422 (2006-12-01), None
Jean-Pierre Colinge, “Silicon-On-Insulator Technology: Materials to VLSI”, 2nd Edition, pp. 50-51.
Q.-Y. Tong et al., “Semiconductor Wafer Bonding Science and Technology”, Wiley Interscience publication, Johnson Wiley & Sons, Inc., pp. 1-99.
International Search Report, application No. PCT/IB2007/000950, dated Jan. 30, 2008.
A. Misiuk et al., “Effect Of High Temperature—Pressure On SOI Structure”, Crystal Engineering, vol. 5, pp. 155-161 (2002).
K.-Y. Ahn et al., “Stability Of Interfacial Oxide Layers During Silicon Wafer Bonding”, Journal of Appl. Phys., vol. 65, No. 2, pp. 561-563 (1989).
Oleg Kononchuk et al., “Internal Dissolution of Buried Oxide in SOI Wafers”, Solid State Phenomena, vol. 131-133, pp. 113-118 (2008).
Jim Sullivan et al., “High Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates”, IEEE 2006 International SOI Conference.
Kononchuk Oleg
Langer Robert
Letertre Fabrice
Lebentritt Michael S
S.O.I.Tec Silicon on Insulator Technologies
Winston & Strawn LLP
LandOfFree
Method of fabrication of highly heat dissipative substrates does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabrication of highly heat dissipative substrates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabrication of highly heat dissipative substrates will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4023615