Fishing – trapping – and vermin destroying
Patent
1989-08-14
1990-06-26
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 22, 437 31, 437133, 437937, 437904, H01L 21329, H01L 21331
Patent
active
049367811
ABSTRACT:
A method of fabrication of a p+nn+ diode and a bipolar transistor which incorporates this diode, uitilizing the effect of neutralization of donor atoms by atomic hydrogen consists in forming a layer of Group III-Group V material of n+ type on a substrate of Group III-Group V material, locally implanting acceptor ions with a view to forming, in the surface, the p+ region of the diode adjacent to an intermediary n+ region forming two metal contacts at the surface of the layer of Group III-Group V material situated in proximity to one another and with respect to the p+ and n+ regions of the diode, the portion of the intermediary n+ region contiguous with the p+ region being without of metal contact, and hydrogenating the structure, to form in that portion an n region, with the other portion of the intermediary region being provided with a metal contact being constituting the n+ region of the p+nn+ diode.
REFERENCES:
patent: 4315782 (1982-02-01), Tarng
patent: 4584028 (1986-04-01), Pankove et al.
patent: 4610731 (1986-09-01), Chevallier et al.
patent: 4728616 (1988-09-01), Ankri et al.
patent: 4751195 (1988-06-01), Kawai
Dautremont-Smith, et al., Appl. Phys. Lett., 49(17), 27 Oct. 1986, pp. 1098-1100.
Bhattacharya, J. Appl. Phys., 54(9), Sep. 1983, pp. 5039-5042.
Ankri, et al., Physicia 129B, 1985, pp. 361-365.
Malik, et al., Appl. Phys. Lett., 46(6), 15 Mar. 1985, pp. 600-602.
Foyt, et al., Solid-State Electronics, Dergamon Dren, 1969, vol. 12, pp. 209-214.
Ghandhi, VLSI Fabrication Principles, John Wiley & Sons, 1983, pp. 420-423, 534-548.
Jalil, et al., J. Appl. Phys., 59(11), 1 Jun. 1986, pp. 3774-3777.
Jalil, et al., Appl. Phys. Lett., 50(8), 23 Feb. 1987, pp. 439-441.
Pajot, et al., Physical Review B, 37(8), 15 Mar. 1988, pp. 4188-4195.
Asbeck, et al., IEEE Electron Device Letters, vol. EDL-5, No. 8, Aug. 1984, pp. 310-312.
Ohshima, et al., GaAS IC Symposium-Technical Digest 1985, pp. 53-56.
Yuba, et al., Proceedings 13th Int. Conf. on Defects in Semiconductors, Aug. 12-17, 1984, Coronado, pp. 973-979.
Chevallier Jacques
Mircea Andrei
Centre National d'Etudes des Telecommunications
Hearn Brian E.
Quach T. N.
LandOfFree
Method of fabrication of a P+nn+ diode and of a bipolar transist does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabrication of a P+nn+ diode and of a bipolar transist, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabrication of a P+nn+ diode and of a bipolar transist will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1122837