Fishing – trapping – and vermin destroying
Patent
1986-06-09
1988-04-19
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 40, 437203, 437913, 437225, 357 233, 357 234, 357 55, H01L 21302
Patent
active
047389362
ABSTRACT:
An MOS transistor is fabricated which is especially suitable for use in the VHF and UHF regions, comprising a common source lateral MOSFET formed on a substrate, the substrate serving as the connection for the source to the header. The substrate, which is preferably P-type, has P-type and N-type epitaxial regions lying thereon and a sinker which forms a connection from source to substrate. The vertically isolated field effect transistor has a drain on top of a mesa on the N-type epitaxial region of the substrate, a gate in the contact region overhanging the edge of a channel formed adjacent to the mesa, and a source in the lateral edges of the groove defining the edge of the mesa.
The process provides for simultaneous diffusion of the source and drain regions, followed by a metal masking step for connection of the diffused source which lies in the lateral edge of the groove to the sinker, effectively connecting the source to the substrate.
REFERENCES:
patent: 3851379 (1974-12-01), Gutknecht et al.
patent: 3916509 (1975-11-01), Hoeberecht et al.
patent: 4067100 (1978-01-01), Kojima et al.
patent: 4070690 (1978-01-01), Wickstrom
patent: 4077111 (1978-03-01), Driver et al.
patent: 4179794 (1979-12-01), Kosugi et al.
patent: 4181542 (1980-01-01), Yoshida et al.
patent: 4188707 (1980-02-01), Asano et al.
patent: 4199860 (1980-04-01), Beelitz et al.
patent: 4381201 (1983-04-01), Sakurai
patent: 4561168 (1985-12-01), Pitzer et al.
Acrian, Inc.
Hearn Brian E.
MacAndrews Kevin
LandOfFree
Method of fabrication lateral FET structure having a substrate t does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabrication lateral FET structure having a substrate t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabrication lateral FET structure having a substrate t will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2175139