Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Making plural separate devices
Reexamination Certificate
2005-12-02
2008-09-30
Garber, Charles D. (Department: 2812)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Making plural separate devices
C438S106000, C438S455000, C438S460000, C257SE21122
Reexamination Certificate
active
07429499
ABSTRACT:
A method of fabricating wafer level package is provided. The method includes the following steps. Firstly, a wafer having a front surface and a rear surface is provided, and the front surface has several conductive pads. Next, a supporting material is attached on the front surface. Then, several holes are formed on the wafer, and the holes run from the rear surface to the front surface. A first substrate is attached on the rear surface. The first substrate has several conductive pillars correspondingly inserted into the holes. Afterwards, the supporting material is removed to expose the conductive pillars on the front surface, and a patterned circuit is formed on the front surface. Next, a second substrate is attached on the patterned circuit. Then, several conductive structures are formed on the first substrate.
REFERENCES:
patent: 2006/0252230 (2006-11-01), Yang
patent: 2007/0045780 (2007-03-01), Akram et al.
Advanced Semiconductor Engineering Inc.
Garber Charles D.
Lee Cheung
Thomas Kayden Horstemeyer & Risley
LandOfFree
Method of fabricating wafer level package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating wafer level package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating wafer level package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3970717