Fishing – trapping – and vermin destroying
Patent
1991-08-20
1993-03-23
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437195, 437203, 437974, H01L 21302
Patent
active
051963779
ABSTRACT:
Silicon is used to create multi-chip carriers for integrated circuits. The process of fabricating the carriers uses standard integrated circuit fabrication equipment. Cavities are etched into a silicon wafer, metallization or polysilicon is deposited to electrically interconnect the cavities, and integrated circuit die are placed in the cavities. Traces connecting the integrated circuits are buried in channels formed in the silicon, which can be doped and biased to provide enhanced isolation between traces as well as control over the electrical characteristics of the traces. The traces can be formed in multiple layers of material placed on the wafer to provide additional communication capacity in the carriers.
REFERENCES:
patent: 3288639 (1966-11-01), Smith, Jr.
patent: 3878554 (1975-04-01), Mikome et al.
patent: 4040078 (1977-08-01), Eckton, Jr. et al.
patent: 4263606 (1981-04-01), Yorikane
patent: 4374457 (1983-02-01), Wiech, Jr.
patent: 4410622 (1983-10-01), Dalal et al.
patent: 4417392 (1983-11-01), Ibrahim et al.
patent: 4517252 (1985-05-01), Hugh
patent: 4690833 (1987-09-01), Donson et al.
patent: 4699871 (1987-10-01), Holz
patent: 4770897 (1988-09-01), Wu
patent: 4802062 (1989-01-01), Blum et al.
patent: 4843188 (1989-06-01), Patterson et al.
patent: 4866501 (1989-09-01), Schanefield
patent: 4918811 (1990-04-01), Eichelberger et al.
patent: 4931853 (1990-06-01), Ohuchi et al.
patent: 4972253 (1990-11-01), Palino et al.
patent: 4980219 (1990-12-01), Hiraide et al.
patent: 5023205 (1991-06-01), Reche
patent: 5063177 (1991-11-01), Geller et al.
Article entitled "Silicon Hybrid Wafer-Scale Package Technology", by Johnson et al., pp. 845-851, Oct. 1986, IEEE Journal of Solid State Circuits.
Chojnacki Thomas P.
Eberlein Delvin D.
Wagner John J.
Cray Research Inc.
Hearn Brian E.
Trinh Michael
LandOfFree
Method of fabricating silicon-based carriers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating silicon-based carriers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating silicon-based carriers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1351475