Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates
Reexamination Certificate
2001-08-21
2003-04-08
Cuneo, Kamand (Department: 2829)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
C438S456000, C438S457000, C438S458000, C438S459000, C438S718000, C216S002000
Reexamination Certificate
active
06544863
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to the use of semiconductor substrates and more specifically to an improved method of fabricating a substrate having regions of varying height.
BACKGROUND OF THE INVENTION
Semiconductor wafers can be formed in many shapes for a variety of uses. One important practical application for semiconductor substrates is in the fabrication of micro-electro-mechanical systems (MEMS) in the form of electrostatic actuators. In such devices and in other applications, it may be useful to have regions of the semiconductor with varying heights. Design flexibility is significantly increased by the ability to shape the semiconductor wafer. For example, when a fabricated silicon wafer is used as the substrate of an electrostatic actuator the electric field force can vary substantially due to the shape of the substrate.
Using current semiconductor fabrication processes, it is difficult to form a substrate having regions of varying height. Typically a semiconductor wafer, for example a silicon wafer, is fabricated through a process that includes deposition, masking, and etching. Deposition may include depositing a protective layer on top of the silicon substrate. The protective layer may be, for example, silicon dioxide, silicon nitride, a polymer, or other like material. The protective layer may be deposited or may be formed upon the substrate.
Masking includes placing a pattern upon the protective layer in a stencil-like fashion. The wafer is then selectively etched through an etching process that may be, for example, a reactive ion etching process or a wet chemical etching process, or some other etching process known in the art. The selective etching of the silicon wafer creates a structure as determined by the pattern as described above.
Typically the wafer is etched straight down. This process limits the design flexibility in terms of the shape of the fabricated wafer. That is, the three-dimensional structure created is a projection of the pattern. Typically, fabrication of wafers is done as a batch process. This allows a thousand, or more, devices to be fabricated at a time from a single large wafer. Throughout the process there is no physical machining of the wafer surface, no tools touch the wafer. It is not practical to address each device on the wafer, instead the entire wafer is subjected to the process described above. The sequence of operations of the process must be tailored to produce the desired device shape.
Using the method as described above it is difficult to vary the size of portions of the wafer. Methods such as undercutting or inverting the wafer provide a limited ability to vary the height of portions of the substrate, thus providing only minimal increase in design flexibility.
SUMMARY OF THE INVENTION
A method is disclosed for creating a subsurface patterned layer and exposing the subsurface patterned layer to further processing. A first protective layer is formed upon a first substrate layer. The first protective layer is then selectively patterned such that patterned portions of the first protective layer are reduced. A second substrate layer is then bonded to the first protective layer such that a subsurface patterned layer is formed. A second protective layer is formed upon the second substrate layer and the second protective layer is then selectively patterned such that portions of the second substrate layer are exposed. The exposed portions of the second substrate layer are then etched such that the subsurface patterned layer is exposed.
Other features and advantages of the present invention will be apparent from the accompanying drawings, and from the detailed description, that follows below.
REFERENCES:
patent: 3493820 (1970-02-01), Rosvold
patent: 4104086 (1978-08-01), Bondur et al.
patent: 4365863 (1982-12-01), Broussaud
patent: 4421381 (1983-12-01), Ueda et al.
patent: 4509249 (1985-04-01), Goto et al.
patent: 4519128 (1985-05-01), Chesebro et al.
patent: 4553436 (1985-11-01), Hansson
patent: 4571819 (1986-02-01), Rogers et al.
patent: 4598585 (1986-07-01), Boxenhorn
patent: 4654663 (1987-03-01), Alsenz et al.
patent: 4670092 (1987-06-01), Motamedi
patent: 4688069 (1987-08-01), Joy et al.
patent: 4706374 (1987-11-01), Murakami
patent: 4784720 (1988-11-01), Douglas
patent: 4838631 (1989-06-01), Chande et al.
patent: 4851080 (1989-07-01), Howe et al.
patent: 4855017 (1989-08-01), Douglas
patent: 4876217 (1989-10-01), Zdebel
patent: 4922756 (1990-05-01), Henrion
patent: 4932745 (1990-06-01), Blonder
patent: 5016072 (1991-05-01), Greiff
patent: 5068203 (1991-11-01), Logsdon et al.
patent: 5083857 (1992-01-01), Hornbeck
patent: 5095752 (1992-03-01), Suzuki et al.
patent: 5097354 (1992-03-01), Goto
patent: 5121180 (1992-06-01), Beringhause et al.
patent: 5126812 (1992-06-01), Greiff
patent: 5172262 (1992-12-01), Hornbeck
patent: 5198390 (1993-03-01), MacDonald et al.
patent: 5203208 (1993-04-01), Bernstein
patent: 5226321 (1993-07-01), Varnham et al.
patent: 5235187 (1993-08-01), Arney et al.
patent: 5287082 (1994-02-01), Arney et al.
patent: 5316979 (1994-05-01), MacDonald et al.
patent: 5393375 (1995-02-01), MacDonald et al.
patent: 5397904 (1995-03-01), Arney et al.
patent: 5399415 (1995-03-01), Chen et al.
patent: 5426070 (1995-06-01), Shaw et al.
patent: 5427975 (1995-06-01), Sparks et al.
patent: 5428259 (1995-06-01), Suzuki
patent: 5444566 (1995-08-01), Gale et al.
patent: 5449903 (1995-09-01), Arney et al.
patent: 5454906 (1995-10-01), Baker et al.
patent: 5483158 (1996-01-01), van Heteren et al.
patent: 5488862 (1996-02-01), Neukermans et al.
patent: 5501893 (1996-03-01), Laermer et al.
patent: 5524153 (1996-06-01), Laor
patent: 5536988 (1996-07-01), Zhang et al.
patent: 5563343 (1996-10-01), Shaw et al.
patent: 5583373 (1996-12-01), Ball et al.
patent: 5610335 (1997-03-01), Shaw et al.
patent: 5611888 (1997-03-01), Bosch et al.
patent: 5611940 (1997-03-01), Zettler
patent: 5628917 (1997-05-01), MacDonald et al.
patent: 5629790 (1997-05-01), Neukermans et al.
patent: 5637189 (1997-06-01), Peeters et al.
patent: 5645684 (1997-07-01), Keller
patent: 5670881 (1997-09-01), Arakawa et al.
patent: 5673139 (1997-09-01), Johnson
patent: 5703728 (1997-12-01), Smith et al.
patent: 5719073 (1998-02-01), Shaw et al.
patent: 5726073 (1998-03-01), Zhang et al.
patent: 5759913 (1998-06-01), Fulford, Jr. et al.
patent: 5770465 (1998-06-01), MacDonald et al.
patent: 5798557 (1998-08-01), Salatino et al.
patent: 5804084 (1998-09-01), Nasby et al.
patent: 5846849 (1998-12-01), Shaw et al.
patent: 5847454 (1998-12-01), Shaw et al.
patent: 5853959 (1998-12-01), Brand et al.
patent: 5869916 (1999-02-01), Suzuki et al.
patent: 5907425 (1999-05-01), Dickensheets et al.
patent: 5915168 (1999-06-01), Salatino et al.
patent: 5920417 (1999-07-01), Johnson
patent: 5933746 (1999-08-01), Begley et al.
patent: 5943157 (1999-08-01), Florence et al.
patent: 5969848 (1999-10-01), Lee et al.
patent: 5998816 (1999-12-01), Nakaki et al.
patent: 5998906 (1999-12-01), Jerman et al.
patent: 5999303 (1999-12-01), Drake
patent: 6000280 (1999-12-01), Miller et al.
patent: 6020272 (2000-02-01), Fleming
patent: 6028690 (2000-02-01), Carter et al.
patent: 6044705 (2000-04-01), Nuekermans et al.
patent: 6072617 (2000-06-01), Henck
patent: 6075639 (2000-06-01), Kino et al.
patent: 6097858 (2000-08-01), Laor
patent: 6097860 (2000-08-01), Laor
patent: 6101299 (2000-08-01), Laor
patent: 6121552 (2000-09-01), Brosnihan et al.
patent: 6137926 (2000-10-01), Maynard
patent: 6201631 (2001-05-01), Greywall
patent: 6229640 (2001-05-01), Zhang
patent: 6239473 (2001-05-01), Adams et al.
patent: 6253001 (2001-06-01), Hoen
patent: 6262827 (2001-07-01), Ueda et al.
patent: 4224601 (1994-01-01), None
patent: 19757181 (1997-12-01), None
patent: 19800745 (1998-01-01), None
patent: 0 834759 (1998-04-01), None
patent: 0 980014 (2000-02-01), None
patent: 1 120677 (2001-08-01), None
patent: 2 175 705 (1986-12-01), None
patent: 2 239 101 (1991-06-01), None
patent: 2 275 787 (1994-09-01), None
patent: 60-107017 (1985-06-01), None
patent: 5-107485 (1993-04-01), None
patent:
Adams Scott
Chong John M.
Davis Tim
Waldrop Paul
Blakely , Sokoloff, Taylor & Zafman LLP
Calient Networks, Inc.
Kilday Lisa
LandOfFree
Method of fabricating semiconductor wafers having multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating semiconductor wafers having multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating semiconductor wafers having multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3058062