Method of fabricating semiconductor device having low resistance

Metal working – Method of mechanical manufacture – Assembling or joining

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

29576B, 29590, 148 15, 148175, 148187, 148DIG140, 357 61, 357 65, 357 91, H01L 21283, H01L 754

Patent

active

046620605

ABSTRACT:
A method of forming a semiconductor device having a non-alloyed contact layer. An active region is formed in a substrate and the non-alloyed contact layer is formed in the active region, the barrier height of source and drain electrodes for the non-alloyed contact layer being lower than the barrier height of the source and drain electrodes for the active region or the substrate. The preferred method of forming the non-alloyed contact layer is high dose implantation of an element selected in accordance with the substrate material. For example, if the substrate is GaAs the non-alloyed contact layer is formed by implanting In, and if the substrate is InP the non-alloyed contact layer is formed by implanting As or Sb.

REFERENCES:
patent: 3914784 (1975-10-01), Hunsperger et al.
patent: 4263605 (1981-04-01), Christou et al.
patent: 4280854 (1981-07-01), Shibata et al.
patent: 4312681 (1982-01-01), Rupprecht
patent: 4385938 (1983-05-01), Park et al.
patent: 4398963 (1983-08-01), Stall et al.
patent: 4404732 (1983-09-01), Andrade
patent: 4406052 (1983-09-01), Cogan
patent: 4421577 (1983-12-01), Spicer
patent: 4426767 (1984-01-01), Swanson et al.
patent: 4470192 (1984-09-01), Miller
patent: 4505023 (1985-03-01), Tseng et al.
patent: 4540446 (1985-09-01), Nonaka et al.
patent: 4557693 (1985-12-01), Kamei
patent: 4570324 (1986-02-01), Smith et al.
Zeisse et al., Jour. Appl. Phys. 57 (1985) 1656.
J. M. Woodall et al., "Ohmic Contacts to n-GaAs using Graded Band Gap Layers of Ga.sub.1-x In.sub.x As Grown by Molecular Beam Epitaxy," J. Vac. Sci. Technol, 19(3), Sep./Oct. 1981, p. 626.
V. L. Rideout, "A Review of the Theory and Technology for Ohmic Contacts to Group III-V Compound Semiconductors, Solid State Electronics, 1975, vol. 18, pp. 541-550.
R. Stall et al., "Ultra Low Resistance Ohmic Contacts to n-GaAs", Electronic Letters, vol. 15, p. 800 (1979).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of fabricating semiconductor device having low resistance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating semiconductor device having low resistance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating semiconductor device having low resistance will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2392262

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.