Method of fabricating self aligned semiconductor devices

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 31, 437984, 437228, 357 234, H01L 21265

Patent

active

048837679

ABSTRACT:
A self aligned method of fabricating a self aligned semiconductor device employs an initial step in which a first window having an inner perimeter and outer perimeter is opened through a first protective layer situated atop a semiconductor substrate, to divide the substrate into three separate zones. The window exposes a first surface portion of the semiconductor substrate and circumferentially defines or encompasses a second central portion of the protective layer as well as a second unexposed surface portion of the substrate. A third surface portion of the substrate lies beyond the outer perimeter of the first window. Precisely aligned substrate regions of the same or different conductivity type can be established by using differentially etchable materials to mask designated surface portions of the substrate.

REFERENCES:
patent: 3635772 (1972-01-01), Pestie et al.
patent: 3761328 (1973-09-01), Abe et al.
patent: 3852127 (1974-12-01), Lamming
patent: 4072975 (1978-02-01), Ishitani
patent: 4417385 (1983-11-01), Temple
patent: 4443931 (1984-04-01), Baliga et al.
patent: 4466176 (1984-08-01), Temple
patent: 4468852 (1984-09-01), Cerafalini
patent: 4583106 (1986-04-01), Anantha et al.
patent: 4593302 (1986-06-01), Lidow et al.
patent: 4646117 (1987-02-01), Temple
patent: 4651181 (1987-03-01), David
T. P. Chow et al., "A Self-Aligned Short Process for Insulated Gate Transistors", IEDM, International Electron Devices Meeting, Washington, DC, Dec. 104, 1985, pp. 146-149.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of fabricating self aligned semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating self aligned semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating self aligned semiconductor devices will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-581615

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.