Active solid-state devices (e.g. – transistors – solid-state diode – With means to control surface effects – Insulating coating
Patent
1996-11-20
1998-04-21
Thomas, Tom
Active solid-state devices (e.g., transistors, solid-state diode
With means to control surface effects
Insulating coating
257510, 257640, 257752, 257305, 257396, H01L 2358
Patent
active
057420955
ABSTRACT:
A method is provided for forming a planar surface of a semiconductor integrated circuit, and an integrated circuit formed according to the same. A gate oxide layer is formed over a silicon substrate. A first polysilicon layer is formed over the gate oxide layer and a nitride layer is formed over the first polysilicon layer. The first polysilicon and nitride layers are then patterned and etched to form an opening which exposes a portion of the gate oxide layer. An oxidation step is then performed to form a field oxide region in the opening. The field oxide region is formed to a thickness having an upper surface substantially planar with an upper surface of the first polysilicon layer. The nitride layer is then removed and the gate oxide and first polysilicon layers are patterned and etched to form a gate electrode and an interconnect. A silicide or other conductive layer, such as a second polysilicon layer, may be formed over the remaining first polysilicon regions and a portion of the field oxide layer to connect the gate and interconnect since the upper surface of the first polysilicon layer is substantially planar with the upper surface of the field oxide region and does not cross over the field oxide region.
REFERENCES:
patent: 4026740 (1977-05-01), Owen, III
patent: 4160987 (1979-07-01), Dennard et al.
patent: 4266985 (1981-05-01), Ito et al.
patent: 4407696 (1983-10-01), Han et al.
patent: 4508757 (1985-04-01), Fabricius et al.
patent: 4551910 (1985-11-01), Patterson
patent: 4553314 (1985-11-01), Chan et al.
patent: 4868136 (1989-09-01), Ravaglia
patent: 5151381 (1992-09-01), Liu et al.
patent: 5160986 (1992-11-01), Bellezza
patent: 5192707 (1993-03-01), Hodges et al.
patent: 5198683 (1993-03-01), Sivan
patent: 5210056 (1993-05-01), Pong et al.
patent: 5241198 (1993-08-01), Okada et al.
patent: 5258333 (1993-11-01), Shappir et al.
patent: 5260229 (1993-11-01), Hodges et al.
patent: 5264724 (1993-11-01), Brown et al.
patent: 5296411 (1994-03-01), Gardner et al.
patent: 5310692 (1994-05-01), Chan et al.
S. Marshall, et al., "Dry Pressure Local Oxidation of Silicon for IC Isolation", J. Electrochem Society, V. 122, No. 10, Oct. 1975, pp. 2411-2412.
Zeto, et al., "Low Temperature Thermal Oxidation of Silicon by Dry Oxygen Pressure above 1 Atm", J. Electrochemical Society v. 122, No. 10, Oct. 1975, pp. 1409-1410.
Lin, et al., "Twi-White-Ribbon Effect and Pit Formation Mechanism in PLBOCOS", J. Electrochem Soc., V. 138, No. 7, Jul. 1991, pp. 2145-2149.
"An Integrated Isolation/Gate Process for Sub-Quarter Micron Technologies", AT&T, 1993 Symposium on VLSIU Technology, pp. 141-142 no month.
"VIB-1 Integration of Poly Buffered LOCOS and Gate . . . ", AT&T, IEEE Transactions on Electron Devices, V. 38, No. 12, Dec. 1991, p. 2721.
"Residual Stress, Chemical Etch Rate, Refractive Index . . . ", Irene, et al., J. Electrochem Soc., Feb. 1980, pp. 396-399.
Bryant Frank Randolph
Hodges Robert Louis
Galanthay Theodore E.
Hardy David B.
Hill Kenneth C.
Jorgenson Lisa K.
SGS-Thomson Microelectronics Inc.
LandOfFree
Method of fabricating planar regions in an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating planar regions in an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating planar regions in an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2060591