Fishing – trapping – and vermin destroying
Patent
1994-03-16
1995-01-17
Fourson, George
Fishing, trapping, and vermin destroying
437 27, 437152, 437154, 437157, H01L 21265
Patent
active
053825357
ABSTRACT:
A transistor has a JFET gate region of a first conductivity type formed at the face of a semiconductor layer to laterally and downwardly surround a drift region of a second conductivity type. A thick insulator region is formed on a portion of the drift region at the face. A IGFET body of the first conductivity type is formed at the face to be adjacent the JFET gate region. This body spaces a source region of the second conductivity type from the drift region. A drain region is formed at the face to be of the second conductivity type and to adjoin the drift region, and to be spaced from the IGFET body. A conductive gate extends over the face between the source region and the thick insulator region, with a thin gate insulator spacing the gate from the IGFET body. The enhanced doping concentration of the JFET gate region with respect to the semiconductor layer allows the dopant concentration of the drift region to likewise be increased, thereby allowing RESURF conditions to be met at the rated voltage and with a lower r.sub.ds (on).
REFERENCES:
patent: 4394674 (1983-07-01), Sakuma et al.
patent: 4614959 (1986-09-01), Nakagawa
patent: 4757362 (1988-07-01), Biwa et al.
patent: 4819045 (1989-04-01), Murakami
patent: 4912053 (1990-03-01), Schrantz
patent: 4947232 (1990-08-01), Ashida et al.
patent: 4966858 (1990-10-01), Masquelier et al.
patent: 5055896 (1991-10-01), Williams et al.
"High Voltage Thin Layer Devices (Resurf Devices)", J. A. Appels and H. M. J. Vaes, IEEE, 1979, pp. 238-241.
"Extremely High Efficient UHF Power MOSFET for Handy Transmitter", Itoh et al., International Electron Meeting 1983, Washington, D.C., Dec. 5-6-7 Technical Digest, pp. 95-98.
Malhi Satwinder
Ng Wai T.
Brady III W. James
Donaldson Richard L.
Fourson George
Mason David M.
Texas Instruments Incorporated
LandOfFree
Method of fabricating performance lateral double-diffused MOS tr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating performance lateral double-diffused MOS tr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating performance lateral double-diffused MOS tr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-746891