Fishing – trapping – and vermin destroying
Patent
1992-02-14
1993-04-06
Wilczewski, Mary
Fishing, trapping, and vermin destroying
437 41, 437238, 156643, H01L 21336
Patent
active
052003515
ABSTRACT:
A method of forming and removing spacers used to mask lightly doped drain (LDD) regions in the formation of a field effect transistor (FET) involves depositing a thin silicon nitride (Si.sub.3 N.sub.4) layer over the active region of a substrate, a gate structure formed on the active region, and over the field oxide regions. A silicon oxide (SiO.sub.2) film is provided over the nitride and then etched to form LDD spacers at the ends of the gate. The etchant used to etch the oxide layer selectively etches oxide at least 20 times faster than nitride. The nitride layer protects the field oxide regions from etching, thereby preventing oxide loss. The spacers are used to mask regions in the substrate during the implantation of source and drain regions, and the masked regions become the LDD regions. After implanting the source and drain regions, the nitride layer may be removed with a wet etchant which selectively etches nitride. The LDD spacers will be lifted off by the removal of the nitride layer or the spacer may be removed with a wet etchant which selectively etches silicon oxide followed by a nitride wet etchant which selectively etches nitride.
REFERENCES:
patent: 4488351 (1984-12-01), Momose
patent: 4642878 (1987-02-01), Maeda
patent: 4728617 (1988-03-01), Woo et al.
patent: 4735680 (1988-04-01), Yen
patent: 4818714 (1989-04-01), Haskell
patent: 4843023 (1989-06-01), Chiu et al.
patent: 4855247 (1989-08-01), Ma et al.
Pfiester, "LDD MOSFET's Using Disposable Sidewall Spacer Technology", IEEE Electron Device Letters, vol. 9, No. 4, Apr. 1988, pp. 189-192.
Ghandhi, VLSI Fabrication Principles, John Wiley & Sons, Inc., 1983, pp. 548-550.
Wolf et al., Silicon Processing For the VLSI Era, vol. 1: Process Technology, Lattice Press, 1986, pp. 535-536.
Advanced Micro Devices , Inc.
Wilczewski Mary
LandOfFree
Method of fabricating field effect transistors having lightly do does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating field effect transistors having lightly do, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating field effect transistors having lightly do will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-536156