Fishing – trapping – and vermin destroying
Patent
1994-11-14
1996-03-05
Fourson, George
Fishing, trapping, and vermin destroying
437 46, 437152, 437160, 437162, 437186, 437193, 148DIG10, 148DIG11, 148DIG18, 148DIG122, 148DIG123, 148DIG124, H01L 21265
Patent
active
054967449
ABSTRACT:
In a method of manufacturing a bipolar transistor by forming emitter regions of PNP and NPN transistors with diffusion of impurity from the polycrystalline silicon film into the substrate, the B-doped polycrystalline silicon film is deposited on the interlayer insulating film in which the emitter holes of the PNP and NPN transistors are made. Further, the interlayer insulating film is deposited on this film, and the portion of the insulating film which situated on the NPN transistor region is removed. Then, the thermal treatment is carried out in a high-concentration P atmosphere, so as to change the portion of the film which is located on the NPN transistor region to a P-doped polycrystalline silicon film. With this thermal treatment, the P-type and N-type emitter diffusion regions are formed on the base regions of the PNP and NPN transistors. According to the manufacturing method, the emitter regions have a uniform impurity concentration in an appropriate shape, thus reducing the variation and degradation of the characteristics of the device due to downsizing.
REFERENCES:
patent: 4063967 (1977-12-01), Graul et al.
patent: 4546536 (1985-10-01), Anantha et al.
patent: 5013677 (1991-05-01), Hozumi
patent: 5116770 (1992-05-01), Kameyama et al.
patent: 5236851 (1993-08-01), Kameyama et al.
patent: 5244835 (1993-09-01), Hachiya
patent: 5296388 (1994-03-01), Kameyama et al.
Fourson George
Kabushiki Kaisha Toshiba
Pham Long
LandOfFree
Method of fabricating complementary poly emitter transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating complementary poly emitter transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating complementary poly emitter transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1412567