Fishing – trapping – and vermin destroying
Patent
1987-02-10
1988-04-05
Ozaki, George T.
Fishing, trapping, and vermin destroying
437152, 437153, 437162, H01L 21385
Patent
active
047359161
ABSTRACT:
A method of fabricating a semiconductor device includes the steps of: forming at least one first semiconductor region of a first conductivity type and at least one second semiconductor region of a second conductivity type in a main surface of a semiconductor layer of the first conductivity type; forming a three-layer film having a desired shape on each of the first and second semiconductor regions, the three-layer film being made up of a bottom layer which is a conductive film, an intermediate layer which is a silicon nitride film, and a top layer which is a polycrystalline silicon film doped with one of arsenic and phosphorus; forming a first insulating layer on the side wall of the three-layer film; forming a second polycrystalline silicon film on the whole surface, and diffusing one of arsenic and phosphorus from the first polycrystalline silicon film into the second polycrystalline silicon film; selectively etching off the first polycrystalline silicon film and that portion of the second polycrystalline silicon film, in which one of arsenic and phosphorus has been diffused; forming a second insulating layer at least on the surface of the portion of the second polycrystalline silicon film which exists on the second semiconductor region; removing the silicon nitride film and the conductive film which exist on the second semiconductor region, while using the second insulating layer as a mask, to form an aperture; and forming a third polycrystalline silicone film so that the aperture is covered by the third polycrystalline silicon film.
REFERENCES:
patent: 4127931 (1978-12-01), Shiba
patent: 4306915 (1981-12-01), Shiba
patent: 4354309 (1982-10-01), Gardiner et al.
patent: 4381953 (1983-05-01), Ho et al.
patent: 4481706 (1984-11-01), Roche
patent: 4483726 (1984-11-01), Issac et al.
patent: 4494304 (1985-01-01), Yoshioka
patent: 4531282 (1985-07-01), Sakai et al.
patent: 4581319 (1986-04-01), Wieder et al.
patent: 4616401 (1986-10-01), Takeuchi
Homma Hideo
Misawa Yutaka
Momma Naohiro
Hitachi , Ltd.
Ozaki George T.
LandOfFree
Method of fabricating bipolar transistors and insulated gate fie does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating bipolar transistors and insulated gate fie, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating bipolar transistors and insulated gate fie will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2233623