Metal treatment – Process of modifying or maintaining internal physical... – Chemical-heat removing or burning of metal
Patent
1974-12-04
1976-05-11
Dean, R.
Metal treatment
Process of modifying or maintaining internal physical...
Chemical-heat removing or burning of metal
29578, 29580, 148174, 148187, 357 40, 357 49, 357 50, 357 59, H01L 2176, H01L 2704
Patent
active
039560333
ABSTRACT:
This disclosure is directed to an improved integrated semiconductor transistor device which has the feature of a heavily doped epitaxial semiconductor region in contact with a buried sub-collector region. Additional features include dielectric sidewall isolation combined with PN junction isolation between the substrate and the collector portion of the transistor. The epitaxial contact to the buried sub-collector region is formed simultaneous with the formation of polycrystalline silicon filler material that fills in the dielectric isolation moat or channel located around the sides of individual electrically isolated transistor devices in order to achieve a planar surface structure. Another feature of the transistor device is the use of a base region that extends completely across and in contact with the sidewalls of the dielectric isolation moat. Preferably, the emitter region also extends across and in contact with three of the four of the sidewalls of the dielectric isolation moat. In this manner, transistor devices can be made very small with external electrical metal contacts made to the emitter region, the base region, and to the heavily doped epitaxial semiconductor region that is in contact with the buried sub-collector region. This epitaxial contact region to the buried sub-collector region is located within a portion of the polycrystalline silicon filler material that is bounded by the dielectric isolation sidewall material.
REFERENCES:
patent: 3440498 (1969-04-01), Mitchell
patent: 3471922 (1969-10-01), Legat et al.
patent: 3648128 (1972-03-01), Kobayashi
patent: 3659160 (1972-04-01), Sloan et al.
patent: 3787252 (1974-01-01), Fillippazzi et al.
patent: 3796612 (1974-03-01), Allison
patent: 3796613 (1974-03-01), Magdo et al.
patent: 3826699 (1974-07-01), Sawazaki et al.
patent: 3829889 (1974-08-01), Allison et al.
patent: 3840409 (1974-10-01), Ashar
patent: 3847687 (1974-11-01), Davidsohn
Sanders et al., "An Improved Dielectric-Junction - - - Circuits," Technical Digest, 1973, International Electron Devices Mtg., Wash., D.C., Dec. 3-5, 1973, pp. 38-40.
Dean R.
Higgins Willis E.
Motorola Inc.
Saba W. G.
Weiss Harry M.
LandOfFree
Method of fabricating an integrated semiconductor transistor str does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating an integrated semiconductor transistor str, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating an integrated semiconductor transistor str will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1300475