Fishing – trapping – and vermin destroying
Patent
1987-04-17
1989-05-02
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 41, 437 46, 437162, 357 233, 148DIG30, H01L 21265
Patent
active
048267821
ABSTRACT:
An intermediate structure in the fabrication of a metal-oxide semiconductor field-effect transistor is made from a substrate of p+ silicon having an elongate insulated gate structure on its main face. First and second areas of the main face are exposed along first and second opposite sides respectively of the gate structure. Donor impurity atoms are introduced into the substrate by way of at least the first area of the main face, to achieve a predetermined concentration of electrons in a region of the substrate that is subjacent the first area of the main face. The gate structure is opague to the impurity atoms. A sidewall of silicon dioxide is formed along the first side of the gate structure, whereby a strip of the first area of the main face is covered by the sidewall and other parts of the first area remain exposed adjacent the sidewall. Donor impurity atoms to which the gate structure and the sidewall are opaque are introduced into the substrate by way of the portion of the first area that is exposed adjacent the sidewall. A layer of polysilicon is disposite over the portion of the first area of the main face that is exposed adjacent the sidewall. This layer extends up the sidewall and over the gate structure. A layer of a polymer material is formed over the layer of polysilicon to a substantially uniform height over the main face. The height of the free surface of the layer of polymer material is at least as great as the maximum height of the layer of polysilicon over the gate structure. The polysilicon at a height that is at least as great as that of the gate structure is then removed.
REFERENCES:
patent: 4453306 (1984-06-01), Lynch et al.
patent: 4471522 (1984-09-01), Jamboktar
patent: 4735916 (1988-04-01), Homma et al.
Higashisaka et al., "Sidewall-Assisted Closely Spaced Electrode Technology for High Speed GaAs LSIs", Extended Abstracts of the 15th Conference on Solid State Devices and Materials, Tokyo, 1983, pp. 69-72.
Tsang et al., "Fabrication of High-Performance LDDFETs with Oxide Sidewall Spacer Technology," IEEE Journal of Solid State Circuits, vol. SC-17, No. 2, Apr. 1982, pp. 220-226.
"A New MOSFET Structure with Self-Aligned Polysilicon Source & Drain Electrodes" C. S. Oh & C. K. Kim, IEEE Electron Device Letters, vol. EDL-5, 1984, pp. 400-402.
"Elevated Source/Drain MOSFET", S. S. Wong, D. C. Bradbury, D. C. Chen & K. Y. Chiu, IEDM Tech. Dig. 1984, pp. 634-637.
"Contact Technologies for Submicron CMOS", S. S. Wong, Cornell Program on Submicrometer Structures, 1985.
"Trends in Advanced Process Technology-Submicrometer CMOS Device Design & Process Requirements", D. M. Brown, M. Ghezzo, J. H. Pimbley, Proc. IEEE, vol. 44, No. 12, 1986, pp. 1678-1702.
"A MOS Transistor with Self Aligned Polysilicon Source Drain", T-Y. Huang, I-W. Wu, & J. Y. Chen, IEEE Electron Device Letters, vol. EDL-7, No. 5, 1986, pp. 314-316.
"Planarization of Phosphorous Doped Silicon Dioxide", A. C. Adams, & C. D. Capio, J. Electrochem. Soc., vol. 128(2), 1981, p. 423.
"Planarization Phenomena in Multilayer Resist Processing", L. K. White, J. Vac. Sci. Technol., vol. B1(4), 1983, p. 1235.
"Planaration of Properties of Resist & Polyimide Coatings", L. K. White, J. Electrochem. Soc., vol. 130(7), 1983, p. 1543.
"Selective Silicon Epitaxy Using Reduced Pressure Techniques", K. Tanno, N. Endo, H. Kitajima, Y. Kurogi, & H. Tsuya, Jpn. J. Appl. Phys., vol. 21, 1982, pp. L564.
Boyer Paul K.
Eiden Gregory C.
Park Hee K.
Sachitano Jack
Hearn Brian E.
Lovell William S.
Smith-Hill John
Tektronix Inc.
Wilczewski Mary
LandOfFree
Method of fabricating aLDD field-effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating aLDD field-effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating aLDD field-effect transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-584742