Method of fabricating a twin - well CMOS device

Details Method of fabricating a twin - well CMOS device Method of fabricating a twin - well CMOS device

1996-11-27

1997-11-18

Niebling, John

Fishing, trapping, and vermin destroying

437 34, 437 70, 437924, 148DIG70, H01L 2700

Patent

active

056887108

ABSTRACT:
A method of fabricating a twin-well integrated circuit device to implant the dopants directly through the nitride layer including steps of: The pad oxide layer and nitride layer are formed on a P-type semiconductor silicon wafer. Then, the alignment mark photoresist pattern is formed by the conventional lithography technique, where the alignment mark region is in clear field, while other regions are in dark field. Next, the nitride layer is patterned by plasma-etching technique to form the nitride alignment mark. The N-well region is formed by lithography and ion-implantation techniques. Thereafter, the P-well region is formed by lithography and ion-implantation methods again. Next, the active device region photoresist is formed by lithography technique. The nitride layer is partially etched to open the windows by plasma-etching technique. The P-well region photoresist is then formed, followed by the deep-implantation process. The second P-well region photoresist is then formed, followed by the deep-implantation process. The field oxide regions for isolation are also grown in the window openings during the P-field drive-in step. Finally, the remaining of nitride layer is removed. This new process can reduce the number of processing steps so as to decrease the production cost.

REFERENCES:
patent: 5002902 (1991-03-01), Watanabe
patent: 5091332 (1992-02-01), Bohr et al.
patent: 5252510 (1993-10-01), Lee et al.
patent: 5300797 (1994-04-01), Bryant et al.

Affiliated with

Also associated with

Rating

Method of fabricating a twin - well CMOS device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating a twin - well CMOS device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a twin - well CMOS device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1565062