Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1995-11-29
1998-06-30
Fourson, George R.
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438441, 438466, 438960, H01L 2176
Patent
active
057733538
ABSTRACT:
A semiconductor substrate and a method of fabricating the same, and provides which the active area to be formed the active element is defined by the trench filled with any conductive polycrystal silicon in which any portion of a large number of the epitaxial layer is crystally grown on any conductive silicon substrate, and the multi-aperture silicon oxide layer is formed from the metal line to be used to the passive element or the transmitting line outside the trench, so that the interference between the passive element and the semiconductor substrate is prevented, and to attenuate the transmitting signal prevents to be attenuated in the high frequency band operation. Therefore, the semiconductor substrate for a unit active element and the MMIC to be able to operate the high frequency band is manufactured into the silicon, and thus it is advantageous to reduce the cost and enhance the yield. Silicon oxide layer is formed from the metal line to be used to the passive element or the transmitting line outside the trench, so that the interference between the passive element and the semiconductor substrate is prevented, and to attenuate the transmitting signal prevents to be attenuated in the high frequency band operation. Therefore, the semiconductor substrate for a unit active element and the MMIC to be able to operate the high frequency band is manufactured into the silicon, and thus it is advantageous to reduce the cost and enhance the yield.
REFERENCES:
patent: 4810667 (1989-03-01), Zorinsky et al.
patent: 5023200 (1991-06-01), Blewer et al.
patent: 5063117 (1991-11-01), Suda et al.
patent: 5166639 (1992-11-01), Green et al.
Teng, An Investigation of the Application of Pourous Silicon Layers to the Dielectric Isolation of Integrated Circuits;J. Electrochem. Soc., Solid State Science and Technology; (May, 1979) pp. 870-874.
Zorinsky, E.J.; The "Islands" Method-A Manufacturable Porous Silicon SOI Technology; 1986 IEEE; pp. 431-434.
Tsao, S., "Porous Silicon Techniques for SOI Structures", IEEE Circuits & Devices Magazine, Nov./1987, pp. 3-7, vol. 3, No. 6.
Frye, R. C.; The formation of Porous Silicon and its Applications to Dielectric Isolation; Elsevier Science Publishing Co.; pp. 53-58 (date unknown).
Imai et al; FIPOS (Full Isolation by Porous Oxidized Silicon) Technology and Its Application to LSI's.; IEEE Transactions on Electron Devices. Vol. ED-31, No. 3, March 1984; pp. 297-302.
Imai, et al; Crystaline Quality of Silicon Layer Formed by FIPOS Technology; Journal of Crystal Growth 63 (1983) pp. 547-553.
Unagami, et al.: "Study of the Injection Type IPOS Scheme"; pp. 1635-1640; Japanese Journal of Applied Phys., vol. 16, No. 9.S (1977).
Anzai, et al.: "Fabrication of High Speed 1 Micron FIPOS/CMOS"; pp. 796-799; IEDM 84 (1984).
Frye, R.C.: "The Formation of Porous Silicon and Its Applications to . . . "; pp. 53-62; Mat. Het. Soc. Symp. Proc. vol. 33 (1984).
Kwon Oh-Joon
Lee Jung-Hee
Lee Yong-Hyun
Electronics and Telecommunications Research Institute
Fourson George R.
LandOfFree
Method of fabricating a semiconductor substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a semiconductor substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a semiconductor substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1858650