Fishing – trapping – and vermin destroying
Patent
1988-12-30
1993-06-01
Wilczewski, Mary
Fishing, trapping, and vermin destroying
437186, H01L 21336
Patent
active
052159361
ABSTRACT:
A semiconductor device includes a semiconductor body of one conductivity type, source and drain regions formed in the surface area of the semiconductor body, a gate insulating film formed on the semiconductor body between the source and drain regions, a gate electrode formed on the gate insulating film, an insulating member formed on the source and drain regions and in contact with the side walls of the gate electrode. Each of the source and drain regions includes a first impurity region of the opposite conductivity type and a second impurity region having a higher impurity concentration than that of the first impurity region and formed in the first impurity region to extend below the gate electrode.
REFERENCES:
patent: 4577391 (1986-03-01), Hsia et al.
patent: 4637124 (1987-01-01), Okuyama et al.
patent: 4656492 (1987-04-01), Sunami et al.
patent: 4717684 (1988-01-01), Katto et al.
patent: 4753898 (1988-06-01), Parrillo et al.
patent: 4837173 (1989-06-01), Alvis et al.
Bampi et al., "Modified LDD Device Structures for VLSI", IEDM 1985, Dec., pp. 234-237.
Matsumoto et al., "Optimized and Reliable LDD Structure for 1 .mu.m NMOSFET Based on Substrate Current Analysis", IEDM 1983, pp. 392-395.
Tsang et al., "Fabrication of High-Performance LDDFET's with Oxide Sidewall-Spacer Technology", IEEE Trans. on Electron Devices, ED-29, 4, Apr. 1982, pp. 590-596.
Takeda et al., "An As-P(N.sup.+ --N.sup.-) Double Diffused Drain MOSFET for VLSIs", 1982 Symp. on VLSI Technology, Digest of Papers, Paper No. 3-3, pp. 40-41.
Ogura et al., "Design and Characteristics of the Lightly Doped Drain Source (LDD) Insulated Gate Field-Effect Transistor," IEEE Transactions on Electron Devices, vol. ED-27, No. 8, Aug. 1980.
Hsu et al., "Evaluation of LDD MOSFET's Based on Hot-Electron-Induced Degradation," IEEE Electron Device Letters, vol. EDL-5, No. 5, May 1984.
Kinugawa et al., "Submicron MLDD NMOSFETS for 5V Operation," Semiconductor Device Engineering Laboratory, vol. IX-8 (date unknown).
Hori, "1/4-m LATID (Large-Tilt-angle Implanted Drain) Technology for 3.3-V Operation," IEDM 89-777 (1989).
Kabushiki Kaisha Toshiba
Wilczewski Mary
LandOfFree
Method of fabricating a semiconductor device having a lightly-do does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a semiconductor device having a lightly-do, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a semiconductor device having a lightly-do will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1814171