Method of fabricating a self-aligned DMOS transistor device usin

Details Method of fabricating a self-aligned DMOS transistor device usin Method of fabricating a self-aligned DMOS transistor device usin

1995-03-20

1996-04-23

Thomas, Tom

Fishing, trapping, and vermin destroying

437 40, H01L 21265

Patent

active

055102816

ABSTRACT:
A method for fabricating a semiconductor device includes patterning a refractory dielectric layer over a semiconductor layer of a first conductivity type; conformally depositing a first spacer layer over the patterned refractory dielectric layer and the semiconductor layer; patterning the first spacer layer to leave a first spacer adjacent to an edge of the patterned refractory dielectric layer; implanting ions of a second conductivity type to form a base region in the semiconductor layer; conformally depositing a second spacer layer over the patterned refractory dielectric layer and the semiconductor layer; patterning the second spacer layer to leave a second spacer adjacent to an edge of the first spacer; implanting ions of the first conductivity type to form a source region in the base region; removing the first and second spacers; applying a gate insulator layer over at least a portion of the semiconductor layer; conformally depositing a gate electrode layer over the gate insulator layer and the semiconductor layer; and patterning the gate electrode layer to form a gate electrode portion adjacent to an edge of the patterned refractory dielectric layer. Preferably the step of conformally depositing the gate electrode layer includes depositing an electrically conductive layer having the same thickness as a combined width of the first and second spacers. In one embodiment the semiconductor layer includes silicon carbide, the patterned refractory dielectric layer includes silicon dioxide, the spacers include silicon nitride, and the gate electrode layer includes polysilicon.

REFERENCES:
patent: 5019522 (1991-05-01), Meyer et al.
patent: 5179034 (1993-01-01), Mori et al.
patent: 5322802 (1994-01-01), Baliga et al.
patent: 5338945 (1994-08-01), Baliga et al.
"DIMOS*-A Novel IC Technology With Submicron Effective Channel MOSFETS" By J. Tihanyi, Et Al, Technical Digest, 1977 International Electron Devices Meeting, 1977, pp. 399-401.
"Boron-Implanted 6H-SIC Diodes" By Mario Ghezzo, Et Al, Appl. Phys. Let 63 (9), Aug. 1993, pp. 1206-1208.
"Nitrogen-Implanted SIC Diodes Using High-Temperature Implantation" By Ghezzo, Et Al, IEE Electron Device Ltrs, vol. 134, No. 12, Dec. 1992, pp. 1-3.
"Diffusion Self-Aligned Most: A New Approach For High Speed Device" By Tarui, Et Al, Journal Of The Japan Society Of Applied Physics, vol. 39, Supp. 1970, pp. 105-110.
"Diffusion Self-Aligned Enhance-Depletion MOS-IC (DS A-ED-MOS-IC)" By Tarui, Et Al, Journal Of The Japan Society Of Applied Physics, vol. 40, Supp. 1971, pp. 193-198.

Affiliated with

Also associated with

Rating

Method of fabricating a self-aligned DMOS transistor device usin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating a self-aligned DMOS transistor device usin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a self-aligned DMOS transistor device usin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2308039