Method of fabricating a high Q factor integrated circuit...

Semiconductor device manufacturing: process – Making passive device

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S650000, C438S652000, C257S531000, C257SE21022, C336S229000

Reexamination Certificate

active

07638406

ABSTRACT:
A method of forming an inductor. The method includes: forming a dielectric layer on a substrate; forming a lower trench in the dielectric layer; forming a liner in the lower trench and on the dielectric layer; forming a Cu seed layer over the liner; forming a resist layer on the Cu seed layer; forming an upper trench in the resist layer; electroplating Cu to completely fill the lower trench and at least partially fill the upper trench; removing the resist layer; selectively forming a passivation layer on all exposed Cu surfaces; selectively removing the Cu seed layer from regions of the liner; and removing the thus exposed regions of the liner from the dielectric layer, wherein a top surface of the inductor extends above a top surface of the dielectric layer, the passivation layer remaining on regions of sidewalls of the inductor above the top surface of the dielectric layer.

REFERENCES:
patent: 5363080 (1994-11-01), Breen
patent: 5793272 (1998-08-01), Burghartz et al.
patent: 5884990 (1999-03-01), Burghartz et al.
patent: 6054329 (2000-04-01), Burghartz et al.
patent: 6114937 (2000-09-01), Burghartz et al.
patent: 6133136 (2000-10-01), Edelstein et al.
patent: 6187680 (2001-02-01), Costrini et al.
patent: 6251528 (2001-06-01), Uzoh et al.
patent: 6268642 (2001-07-01), Hsuan et al.
patent: 6297140 (2001-10-01), Uzoh et al.
patent: 6323128 (2001-11-01), Sambucetti et al.
patent: 6333559 (2001-12-01), Costrini et al.
patent: 6335104 (2002-01-01), Sambucetti et al.
patent: 6368484 (2002-04-01), Volant et al.
patent: 6444517 (2002-09-01), Hsu et al.
patent: 6457234 (2002-10-01), Edelstein et al.
patent: 6534374 (2003-03-01), Johnson et al.
patent: 6551931 (2003-04-01), Edelstein et al.
patent: 6815327 (2004-11-01), Farnworth
patent: 6842605 (2005-01-01), Lappetelainen et al.
patent: 7064645 (2006-06-01), Kobayashi et al.
patent: 7323736 (2008-01-01), Yelehanka et al.
patent: 2002/0020895 (2002-02-01), Ahn et al.
patent: 2002/0172025 (2002-11-01), Megahed et al.
patent: 2002/0197844 (2002-12-01), Johnson et al.
patent: 2003/0067052 (2003-04-01), Matsuo et al.
patent: 06-005785 (1994-01-01), None
patent: 11-274208 (1999-10-01), None
patent: 2001-244287 (2001-09-01), None
patent: 2002-020891 (2002-01-01), None
patent: 2002-164468 (2002-06-01), None
patent: 2003-500860 (2003-01-01), None
patent: 2003-243499 (2003-08-01), None
patent: 2005-210121 (2005-08-01), None
patent: WO00/72380 (2000-11-01), None
Wolf, S.; Microchip Manufacturing; 2004; Lattice Press; p. 449-453.
Research Disclosure; Apr. 2000;An on-chip three-dimensional inductor by damascene process; pp. 682-683.
Burgharlz, et al.; Monolithic Spiral Inductors Fabricated Using a VLSI Cu-Damascene Interconnect Technology and Low-Loss Substrates; 0-7803-3393-4; 1996 IEEE; pp. 4.5.1-4.5.4.
Edelstein et al.; Spiral and Solenoidal Inductor Structures on Silicon Using Cu-Damascene Interconnects; 0-7803-4285-2; 1998 IEEE; pp. IITC98-18-IITC98-20.
Burghartz, et al.; Spiral Inductors and Transmission Lines in Silicon Technology Using Copper-Damascene Interconnects and Low-Loss Substrates; IEEE Transactions on Microwave Theory and Techniques, vol. 45, No. 10, Oct. 1997; pp. 1961-1968.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of fabricating a high Q factor integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating a high Q factor integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a high Q factor integrated circuit... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4054021

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.