Metal working – Method of mechanical manufacture – Electrical device making
Reexamination Certificate
2006-10-24
2006-10-24
Trinh, Minh (Department: 3729)
Metal working
Method of mechanical manufacture
Electrical device making
C029S825000, C029S831000, C029S846000, C029S847000, C174S255000, C361S750000
Reexamination Certificate
active
07124502
ABSTRACT:
The disclosed board fabrication techniques and design features enable the construction of a reliable, high-layer-count, and economical backplane for routers and the like that require a large number of signaling paths across the backplane at speeds of 2.5 Gbps or greater, as well as distribution of significant amounts of power to router components. The disclosed techniques and features allow relatively thick (e.g., three- or four-ounce copper) power distribution planes to be combined with large numbers of high-speed signaling layers in a common backplane. Using traditional techniques, such a construction would not be possible because of the number of layers required and the thickness of the power distribution layers. The disclosed embodiments use novel layer arrangements, material selection, processing techniques, and panel features to produce the desired high-speed layers and low-noise high-power distribution layers in a single mechanically stable board.
REFERENCES:
patent: 4694123 (1987-09-01), Massey
patent: 4771366 (1988-09-01), Blake et al.
patent: 4862161 (1989-08-01), Schomers
patent: 4891616 (1990-01-01), Renken et al.
patent: 5010641 (1991-04-01), Sisler
patent: 5191174 (1993-03-01), Chang et al.
patent: 5261153 (1993-11-01), Lucas
patent: 5308926 (1994-05-01), Auerbuch et al.
patent: 5311406 (1994-05-01), Snodgrass
patent: 5397861 (1995-03-01), Urquhart
patent: 5548734 (1996-08-01), Kolinski et al.
patent: 5566083 (1996-10-01), Fang
patent: 5659951 (1997-08-01), Gall et al.
patent: 5682298 (1997-10-01), Raynham
patent: 5691209 (1997-11-01), Liberkowski
patent: 5743004 (1998-04-01), Chobot et al.
patent: 5841074 (1998-11-01), Egan
patent: 5870274 (1999-02-01), Lucas
patent: 5912809 (1999-06-01), Steigerwald et al.
patent: 6015300 (2000-01-01), Deangelis
patent: 6030693 (2000-02-01), Boyko
patent: 6081430 (2000-06-01), La Rue
patent: 6091609 (2000-07-01), Hutson et al.
patent: 6181004 (2001-01-01), Koontz et al.
patent: 6229095 (2001-05-01), Kobayashi
patent: 6333981 (2001-12-01), Weir et al.
patent: 6407341 (2002-06-01), Anstrom et al.
patent: 6504140 (2003-01-01), Ueno et al.
patent: 6630627 (2003-10-01), Tobita
patent: 6751699 (2004-06-01), Langley, Sr. et al.
patent: 2002/0060366 (2002-05-01), Kikuchi et al.
patent: 0594200 (1994-04-01), None
patent: 1143761 (2001-10-01), None
patent: 2001102755 (2001-04-01), None
patent: 00 78105 (2000-12-01), None
Johnson and Graham;“High-Speed Digital Design, A handbook of Black Magic”; 1993; pp. 257-262.
Markstein, H. W.; “Ensuring Signal Integrity in Connectors, Cables, and Backplanes, ”; Electronic Packaging and Production; vol. 36, Oct. 1, 1996; p. 61-69.
Scaminaci, J.; “Avoiding Signal Integrity Problems in Backplanes”; Electronic Packaging and Production; vol. 34, No. 7; Jul. 1, 1994, pp. 40-44.
Markstein, H. W.; “Impedances Dictate Backplanes” Electronic Design Packaging and Production; vol. 33, No. 12; Dec. 1, 1993; pp. 38-40.
Teradyne: Web ProForum Tutorial; “Design Considerations for Gigabit Backplane Systems Tutorial”; printed Nov. 6, 2000 from website located www.iec.org/tutorials/design—backplane/; pp. 1-43.
Teradyne: VHDM Home Page; “Backplane Assemblies and Connectors”; printed on Nov. 6, 2000 from website located www.teradyne.com/prods/bps/vhdm/intro.html; pp. 1-3.
Teradyne: Products; “Backplanes”; printed on Nov. 6, 2000 from website located www.teradyne.com.prods/bps/vhdm/intor.html; pp. 1-2.
Teradyne: VHDM Home page; “VHDM High-Speed Differential”; printed on Nov. 6, 2000 from website located www.teradyne.com/prods/bps/vhdm/intor.html; pp. 1-3.
Teradyne: Virtual Exhibits; “Total Interconnect Solutions”; printed on Nov. 6, 2000 from website located www.iec.org/exhibits/teradyne—02/; pp. 1-5.
Cahners EDN Access; “New Printed-Wiring-Board MaterialsGuard Against Garbled Gigabits”; printed on Nov. 6, 2000 from website located www.ednmag.com/ednmag/reg/1999/111199/23ms593.htm; pp. 1-5.
PARKnelco; “N4000-6 Overview and Product Description”; pp. 1-2.
PARKnelco; “N6000 and N6000SI Overview and Production Description”; pp. 1-2.
PARKnelco; “N7000-2 HT Laminate and N7000-3 Prepeg Overview and Product Description”; pp. 1-2.
PARKnelco; “N8000 Overview and Product Description”; pp. 1-2.
Force10 Networks, Inc.
Haynes and Boone LLP
Nguyen Donghai D.
Trinh Minh
LandOfFree
Method of fabricating a high-layer-count backplane does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a high-layer-count backplane, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a high-layer-count backplane will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3660462