Fishing – trapping – and vermin destroying
Patent
1990-02-12
1991-08-06
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 33, H01L 21265
Patent
active
050377680
ABSTRACT:
An improved bipolar transistor of a BiCMOS integrated circuit is fabricated by utilizing a nitride layer combined with two polysilicon layers to form a self-aligned P-type extrinsic base which results in lower base resistance and lower base-collector capacitance, and thus improved performance.
REFERENCES:
patent: 4495512 (1985-01-01), Isaac et al.
patent: 4731341 (1988-03-01), Kawakatsu
patent: 4734382 (1988-03-01), Krishna
patent: 4783422 (1988-11-01), Kawakatsu
patent: 4812417 (1989-03-01), Hirao
patent: 4873200 (1989-10-01), Kawakatsu
patent: 4902640 (1990-02-01), Sachitano et al.
patent: 4952521 (1990-08-01), Goto
patent: 4960726 (1990-10-01), Lechaton et al.
Hearn Brian E.
Hugo Gordon V.
Jackson Miriam
Motorola Inc.
LandOfFree
Method of fabricating a double polysilicon bipolar transistor wh does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a double polysilicon bipolar transistor wh, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a double polysilicon bipolar transistor wh will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1986752