Method of fabricating a contact structure for a raised source/dr

Details Method of fabricating a contact structure for a raised source/dr Method of fabricating a contact structure for a raised source/dr

1997-02-20

1998-09-15

Niebling, John

Fishing, trapping, and vermin destroying

437200, H01L 21265

Patent

active

058077596

ABSTRACT:
A method of fabricating a MOSFET device structure, wherein the MOSFET device structure includes field oxide regions, a layer of gate oxide formed on the substrate, oxide sidewall spacers formed on sidewalls of the polysilicon gate, and LDD N- regions formed in the substrate adjacent the field oxide regions and beneath the sidewall spacers. A second layer of polysilicon is deposited over the above-described structure and a chemical mechanical polishing step is performed to self-align the polysilicon source/drain regions to the LDD N- substrate regions. N+ type dopant is then implanted into the gate poly and into the raised source/drain polysilicon regions. Next, a rapid thermal anneal step is performed to activate the N+ implant and to outdiffuse the N+ dopant from the polysilicon raised source/drain regions to form an N+ junction inside the N- LDD source/drain regions. A salicide oxide exclusion mask is then formed to protect the structure with the exception of the polysilicon raised source/drain regions and the polysilicon gate. An amorphization using heavy ion species is then performed to amorphize the surfaces of the gate/source/drain poly regions. A titanium film is then sputter deposited over the entire structure to form the first salicide phase in-situ. Unreacted titanium is then removed using a conventional wet etch and a dielectric layer is deposited and chemically mechanically polished to planarize the structure. The formation of the final titanium salicide phase is performed simultaneously with the densification of the dielectric layer.

REFERENCES:
patent: 5030584 (1991-07-01), Nakata
patent: 5168072 (1992-12-01), Moslehi
patent: 5182619 (1993-01-01), Pfiester
patent: 5571744 (1996-11-01), Demirlioglu et al.
C.T. Liu, et al., "MOSFET's with One-Mask Sealed Diffusion-Junctions for ULSI Applications", IEEE Electron Device Letters, vol. 16, No. 8, Aug. 1995.
T.M. Liu, et al., "An Ultra High Speed ECL-Bipolar CMOS Technology with Silicon Fillet Self-aligned Contacts", IEEE Symposium on VLSI Technology Digest of Technical Papers, pp. 30-31, 1992, Month Unknown.
T.M. Liu, et al., "A Half-micron Super Self-aligned BiCMOS Technology for High Speed Applications", IEEE, pp. 2.2.1-2.2.4, 1992, Month Unknown.
T.M. Liu, et al., "The Control of Polysilicon/Silicon Interface Processed by Rapid Thermal Anneal", IEEE, pp. 263-266, 1991, Month Unknown.
Tzu-Yin Chiu, et al., "Non-overlapping Super Self-Aligned BiCMOS with 87ps Low Power ECL", IEEE, pp. 752-755, 1988.

Affiliated with

Also associated with

Rating

Method of fabricating a contact structure for a raised source/dr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating a contact structure for a raised source/dr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a contact structure for a raised source/dr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-86464