Semiconductor device manufacturing: process – Making passive device – Trench capacitor
Patent
1997-11-05
1999-08-24
Chaudhuri, Olik
Semiconductor device manufacturing: process
Making passive device
Trench capacitor
438243, H01L 218242, H01L 2170
Patent
active
059435810
ABSTRACT:
An improved DRAM cell using a novel buried reservoir capacitor is achieved. The method forms an array of N.sup.+ doped regions in a substrate. P-wells are formed in an epitaxy layer on the substrate. A field oxide (FOX) is formed surrounding the device areas aligned over the N.sup.+ regions. Holes are etched in the epi layer to the N.sup.+ regions, and a selective wet etch removes the N.sup.+ doped regions to form cavities. A thin dielectric layer is deposited on the cavity walls, and an N.sup.+ polysilicon layer is deposited and polished back to form the buried reservoir capacitors. The N.sup.+ polysilicon in the holes forms the capacitor node contacts for the FETs in the device areas. The array of DRAM cells is completed by growing a gate oxide, depositing and patterning a first polycide layer to form FET gate electrodes on the device areas over the capacitors, thereby providing increased capacitance while reducing the cell area. Lightly doped source/drain (LDD) areas, sidewall spacers and heavily doped source/drain contacts are formed for the FETs. A node strap is formed between one source/drain contact and the node contact to make good electrical contact. An insulating layer is deposited having bit line contact holes, and a second polycide layer is patterned to form the bit lines for the DRAM.
REFERENCES:
patent: 4397075 (1983-08-01), Fatula, Jr. et al.
patent: 4853348 (1989-08-01), Tsubouchi et al.
patent: 4896293 (1990-01-01), McElroy
patent: 5017504 (1991-05-01), Nishimura et al.
patent: 5064777 (1991-11-01), Dhong et al.
patent: 5112771 (1992-05-01), Ishii et al.
patent: 5213999 (1993-05-01), Sparks et al.
patent: 5432365 (1995-07-01), Chin et al.
patent: 5449630 (1995-09-01), Lur et al.
patent: 5627092 (1997-05-01), Alsmeier et al.
patent: 5629226 (1997-05-01), Ohtsuki
patent: 5662768 (1997-09-01), Rostoker
patent: 5843820 (1998-12-01), Lu
Ghandhi, "VLSI Fabrication Principles" 2.sup.nd ed, pub, by John Wiley & Sons, Inc, New York, pp. 741-742.
Lu Chih-Yuan
Sung Janmye
Ackerman Stephen B.
Chaudhuri Olik
Mao Daniel H.
Saile George O.
Vanguard International Semiconductor Corporation
LandOfFree
Method of fabricating a buried reservoir capacitor structure for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a buried reservoir capacitor structure for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a buried reservoir capacitor structure for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-476167