Method of expressing a logic circuit

Details Method of expressing a logic circuit Method of expressing a logic circuit

1995-01-17

1995-10-24

Trans, Vincent N.

Boots, shoes, and leggings

364488, G06F 1750

Patent

active

054615747

ABSTRACT:
A method of expressing a logic circuit for use in a multistage logic circuit optimizing process for performing removal or scale-down modification of redundant circuit parts without changing an output logic. A tree-structure binary decision diagram representing a permissible function or a logic function is created for determining the order of input variables of a multistage logic circuit, allocating an input variable of the first order to the root, allocating the other input variables to nodes, branching the root for each logic state (1, 0) that the input variable can assume, linking branches with nodes to which an input variable of the next order is allocated and linking branches with leaves providing logic (1, 0, don't care) or logic (1, 0) of each gate and net of the circuit. Two binary decision diagrams representing permissible functions intersect to terminate branches of input variables linked with the don't-care leaf to a 0 or 1 leaf, thereby merging gates. Two binary decision diagrams of the same type are traced from their respective roots in the direction of the same logic of each input variable. When respective leaves are reached, operational processing is performed on logic states of the leaves for each combination of logic states of the input variables.

REFERENCES:
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4792909 (1988-12-01), Serlet
patent: 4916627 (1990-04-01), Hathaway
Fujita et al., "Evaluation and Improvements of Boolean Comparison Method Based on Binary Decision Diagrams", IEEE International Conference on Computer-Aided Design, Santa Clara, California, Nov. 7-10, 1988, pp. 2-5.
Bryant, "Graph-Based Algorithms for Boolean Function Manipulation", IEEE transactions on Computers, vol. C35, No. 8, Aug. 1986, pp. 677-691.
Barlett et al., "Multi-level Logic Minimization Using Implicit Don't Cares", Proceedings IEEE International Conference on Computers Design: VLSI in Computers, New York, Oct. 6-9, 1986, pp. 552-557.
IEEE International Conference on Computer-Aided Design ICCAD-89 Digest of Technical Papers, Multi-Level Logic Optimization Using Binary Decision Diagrams, Nov. 5-9, 1989.
Matsunaga et al., "Multi-level Logic Optimization Using Binary Decision Diagrams", IEEE International Conference on Computer-Aided Design, Santa Clara, California, Nov. 5-9, 1989, pp. 556-559.
"Binary Decision Diagrams" by S. B. Akers, IEEE Trans. on Computers, vol. C-27, No. 6, Jun. 1978, pp. 509-516.
"A Rule-Based System for Optimizing Combinational Logic" by de Gues et al., IEEE Design & Test, Aug. 1985, pp. 22-32.

Affiliated with

Also associated with

Rating

Method of expressing a logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of expressing a logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of expressing a logic circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1891578